Editorial .......................................................... V. Székely 1

Trends in Microelectronics — European Perspectives ................. B. Courtois and M. Kerecsen-Rencz 2
Modelling Semiconductor Memory Faults ............................. A. J. van de Goor 8

Evaluation of Carrier in Power Semiconductors Using Both Optical
and Electrical Measurements Supported by Two-Dimensional Computer
Simulation .......... P. Jonsson, M. Isberg, F. Masszi, F. Vojdani, E. Nordlander, M. Rosling and H. Bleichner 14
Evaluation and Interpretation 3D Monte Carlo Simulation Results
of Submicron MOS Transistors .......................................... K. Tarnay, A. Poppe and T. Koceis 23
Modelling Electro-Optical Interaction in MESFETs .......... T. Berceli, A. Baranyi, A. Hilt and J. Ladvánszky 32

Business — Research — Education

Materials Research in Hungary ............................................. J. Gyulai 36

News — Events
Report on COST TCT/MC Chairmen Meeting .......................... K. Fazekas 41
Workshop on Computer Aided Methods and Technical Management
in Electrical Engineering Education .......................................... M. Kerecsen-Rencz 41
Activities of the IEEE Hungary Section ................................. L. Bálint 42
This special issue of the Journal is devoted to the modelling problems of semiconductor electronics. Modelling is an essential part of all theoretical investigations, the initial step of any abstract thinking. Modelling is a bridge between the physical reality with its infinite complexity and our finite tools and finite overview.

Modelling, however, is always coupled with an other task: the simulation. Simulation shows how the modelled physical structures behave, how the modelled processes will be carried out. This explains the fact that most of the articles of this issue treat not only the modelling but the simulation aspects too.

Modelling is a task showing an enormous diversity. As many task to be solved so many modelling problems. The selection of articles in this issue tries to reflect this variety: physical modelling, memory fault modelling, process step modelling are all related to the matter.

The introductory paper “Trends in microelectronics — European perspectives” by B. Courtois and M. Kerecsen-Rencz gives a general overview of the topic. Beyond VLSI modelling and simulation the paper is dealing with the state-of-art of IC design and with its educational problems. A very informative presentation of the trends and perspectives in semiconductor microelectronics is given in this article.

The article “Modelling semiconductor memory faults” by Prof. A. J. van de Goor, who is a worldwide know expert of this subject, treats the theoretical backgrounds of any practical test procedure of semiconductor memories. For the memories of today’s bit size, the deep analysis of the possible faults is indispensable in order to generate good, efficient test sequences.

The close relations of modelling, simulation and verification is illustrated by the article of P. Jonsson et al. The modelling and simulation of a power semiconductor structure is followed by a very sophisticated measuring procedure. The internal carrier distribution of the device is investigated both by calculation and by a special measuring technique.

As the physical sizes of the semiconductor devices decrease new physical phenomena and new modelling challenges appear. A good example is the MOS transistor: if the device is scaled down to the submicron sizes the carriers and the dopant ions cannot longer be considered as a continuum. The individual “path of life” of each particle can be followed with the help of a 3D Monte Carlo type modelling and simulation procedure. The paper of Prof. K. Tarnay et al. is dealing with this problem.

Electro-optical interactions in semiconductor devices is an important topic due to significant advances in optical communication. The paper by Prof. T. Berceli et al. presents a circuit model for illuminated MESFETs and a measuring procedure for determining the model parameters.

It was a real pleasure for me to act as the guest editor of this issue and to collect a number of valuable articles in the topics of my special interest. I would like to thank all authors for the fruitful cooperation.

V. SZÉKELY

Vladimir Székely received the electrical engineering degree from the Technical University of Budapest, in 1964. He joined the Department of Electron Devices of the Technical University of Budapest in 1964. Currently he is a full-time Professor and the Head of Department of Electron Devices of TUB. His first research area was the theory of Gunn devices. His later research interests are mainly in the area of computer aided design of integrated circuits, with particular emphasis on circuit simulation, thermal simulation, and device modelling. He conducted the development of several CAD programs in the field of integrated circuit design and simulation. He has been engaged in investigation of thermal properties of semiconductor devices and integrated circuits for the last 15 years. This resulted in the development of novel thermal based IC elements and thermal IC simulator programs. His newest fields of activity are computer graphics and image processing. Dr. Székely has published his theoretical and practical results in more than 90 technical papers.
Trends in microelectronics fabrication technology and design, with special emphasis on CAD are discussed in the article. After giving an overview of the world tendencies the European trends and efforts are presented and a short review is given about the state of the art of microelectronics in the East-Central European countries.

1. INTRODUCTION

This article was inspired by the research that one of the present authors, B. Courtois has carried out for the request of the French National Space Center about hardware/software systems development and their future trends. He has written a large document under the title of "CAD and Testing of ICs and Systems: Where are we going?" [3], about microelectronics future trends, which became a frequent topic of discussion of the authors — with special emphasis on the European trends. This article is based on the above mentioned document — supplemented with some East-Central European views.

2. TRENDS IN MICROELECTRONICS FABRICATION TECHNOLOGY

Fig. 1. shows the actual and forecasted market share of the different microelectronic fabrication technologies [11]. According to this figure, despite of the fact that an increase is expected in the market share of GaAs and BiCMOS technologies from 1-1% to 2% and 5% respectively, CMOS remains the mainstream technology for the '90s.

BiCMOS, combining ECL bipolar performance with the high density and low power consumption of CMOS circuits is expected to become a strategic technology of the near future, and according to the prediction of Forward Concepts, resulting in the extinction of traditional bipolar products by the year 2000.

In the past a continuous decrease in the feature size characterized microelectronics development (Fig. 2.), and this tendency seems to characterize the whole decade [10]. This is explained by the model developed by Maly:

- increasing the number of transistors by decreasing the feature size did not increase the cost (cost per transistor)
- increasing the chip size did increase the cost.

This is why WSI (Wafer Scale Integration) never became a mainstream technology. The model however predicts that the future might be different: instead of decreasing (as in the past), the cost per transistor might increase, by further decreasing the feature size. The exact point of time when this occurs is difficult to predict, but this is a big issue actually because of the exponentially increasing manufacturing costs [10], [8]. According to the invited address of H. Komiya (LSI Laboratory, Mitsubishi Electric Corp.) at the 40th ISSCC conference in San Francisco, February 1993: "Technically feasible integrated circuit technology advancement may no longer be economically viable... wafer processing technology for feature size of 0.15 µ, that would permit to reach 1 Gbit per chip may be available by the year 2000... on the other hand, ... simple extrapolation of trends in the past shows that research and development and production equipment investments for 1 G DRAMs will be 10—15 times and 30—40 times larger than those for 1M bit DRAMs, respectively...".

Facing this trend manufacturers enter alliances to share
the development costs and try to decrease the manufacturing costs by any means.

Users have alternatives to ULSI integration: they can use 3D (3 dimensional) packaging for memories and MCMs (Multi chip modules) for other products.

3. TRENDS IN MICROELECTRONICS DESIGN

3.1. Move from 5V to 3V

The transition from 5V bias voltage era to the 3V (3.3V, precisely) has started already. The driving force is the necessity to decrease power consumption, especially in the case of submicron circuits. Commercial circuits are already available with 3.3V bias voltage, however their performance is still worse than that of the 5V circuits (e.g. speed). An important research task of the next future is to find solutions for the analog functions which are suffering from lower voltages — in particular below 0.5 µ line widths.

3.2. Analog, mixed signal, digitized-analog ICs

According to Norton [14], the number of pure analog circuits would be rather decreasing than increasing, but the ratio of "digitized" analog circuits is growing. "Digitized" analog circuits include analog functions performed by digital, or mostly digital circuits. This is an approach that employs digital circuitry instead of analog circuits. It often implements new functions that could be performed neither by purely analog nor by purely digital circuits. On the other hand there is a growing trend towards embedding analog functions in digital chips, where such functions never existed before: microcontrollers, for example, now frequently contain embedded analog-to-digital or digital-to-analog converter circuits.

3.3. FPGAs

Field Programmable Gate Arrays (FPGA) are used in the '90s for prototyping when fast specification checking is needed and for production when small quantities are required or when the specifications are expected to be modified. Their advantage — compared to the Mask Programmable Gate Arrays (MPGA) — is that they can be reprogrammed and can be fabricated by in-house processing for a relatively low cost in the case of small quantities. Their disadvantage is, however, the considerable lower operating speed and the much lower density. The total market of FPGAs is expected to grow from $160 million in 1991 to $1.66 billion in 1997.

3.4. Microsystems

The development of different kinds of sensors and actuators has raised the necessity to combine them with "intelligence", resulting in several kinds of microsystems. A very important research field of the '90s is to find design and fabrication technological methods for sensors and actuators that are compatible with traditional microelectronics technologies resulting in a new, microsystem design and fabrication technology. Microsystems are expected to dominate automotive, biomedical and some fields of home electronics applications for the end of the century.

4. TRENDS IN COMPUTER AIDED DESIGN

There have been 3 successive trends for CAD tools [1], [12], [13]:

- during the '70s: point tools, manufactured by CALMA, APPLICON, NCA, PDS...
- during the '80s: integrated tools manufactured by DAISY, MENTOR, VALID... and standards such as EDIF and CFI, allowing the transfer of data between different systems.
- during the '90s: automatic synthesis tools, user-design tasks interface, electro-mechanical integration, network systems...

Figures 3 and 4 depict the CAD world market in 1988 and in 1991.
synthesis with the simulation and test environment, and their system enables switching from one technology to another without changing the description. VIEWLOGIC with its relatively cheap PC and workstation tools is expected to increase its market share in the near future [3].

The next generation of tools are the architectural synthesis tools. These tools will represent for architecture what the SYNOPSYS system represents for logic. From a behavioral description they will enable architecture optimization — according to parameters such as area, performance, etc. The operation of these tools will be based on the intensive research carried out in this field since the '80s [6]. Several prototype systems were announced, mainly from universities. Most of these systems generate circuits consisting of a data-path and a control section. According to the type of application, either the parallelism of the data path or the complexity of the control part are more carefully optimized [4]. Till now not all purpose tools could be conceived, and despite of the research and development already completed in this field, hardly any tools are used in industrial environments.

The reason of why these tools have limited use so far is probably due to the difficulty of integrating them into design frameworks, such as CADENCE, etc. From this point of view AMICAL [9] seems to be exceptional since it synthesizes structural VHDL description from behavioral VHDL descriptions. The output can feed existing logic synthesis tools. Architectural synthesis tools are expected to reduce the design time by an order of magnitude.

The next generation of tools will allow to start from an even higher level — starting with hardware-software co-design, partitioning, etc. [7]. This step is still under research.

![Fig. 5. Increase in IC complexity][3]

Research on CAD must address two key issues: productivity and innovation. Classical problems in IC design, like design rule checking, compaction, placement and routing, etc. are now largely solved, and slight improvements of existing algorithms are much less important than the gain in cost and performance obtained through the advance of hardware equipment. The cost/performance ratio of workstations has been continuously decreasing during the last years, so that only radical changes in the fabrication technology could require the development of new design algorithms.

The key issue is on design productivity. According to Fig. 5 the complexity increase of memory and processor circuits continues to follow the increase rate of the last decades.

![Fig. 6. Semiconductor consumption worldwide][3]

This predicts that the technology progress would allow a similar complexity increase of ASICs as well. DATAQUEST indeed estimated the average number of gates in an ASIC for 25,000 in 1991, and an average design time of 8.1 months. In 1993 these figures should be 50,000 and 5.5 months: the average size of effectively designed ASICs then follows the rule of the increase of the maximum size, allowed by the technology progress. The above mentioned figures mean a production of 3,100 and 9,100 gates per month, respectively — in other words the need of multiplying the productivity by three in two years. It appears, however, that this need for productivity growth has not been satisfied up to now, since the number of designers allotted to a project increases [16], resulting in a clumsier design process and consequently in a loss in the relative design productivity.

According to H. de Man [5] the solution to increase innovation is to develop the new products together with their CAD tools; in a close association of an industrial team from the application sector, a research team (who formalizes and produces advanced CAD tools) and a small specialized CAD company (which manufactures operational tools to be implemented within the general tools produced by the major CAD companies).

5. EUROPEAN PERSPECTIVES

5.1. Industrial perspectives

Europe was not in a good position, compared to the US and Japan, as some well-known data remind us:

- while the US and Japan cover their respective demand production by "native companies", Europe continues to depend heavily on imports;
- the equipment market was rapidly shifting to Asia, with US companies losing production shares, while the Japanese was increasing and the European was remaining stable;
- Japan continues to dominate the worldwide semiconductor consumption (see Fig. 6);
- Japan dominates DRAMs and manufacturing equipment market.
- Some signs however indicate a certain recovery of Europe:
  - Europe's market share in worldwide semiconductors is expected to grow (see Fig. 7);
  - Europe's market share in worldwide electronics, that hardly increased from 1988 to 1990, is forecast to increase more significantly by 1995 (see Fig. 8);
  - in semiconductor equipment sales, trends between the US and Japan have recently been reversed and a US company (Intel) became No. 1 again in 1992 in the semiconductor market. (Since 1987 Japanese companies owned this position).

Microelectronics in particular, and Europe in general should benefit from the GRENOBLE 92 campaign and from GRESSI. GRENOBLE 92 is a SGS-THOMSON Microelectronics & FRANCE TELECOM-CNET (French National Center for Telecommunication) consortium. Started in 1989, this project (whose final cost will reach $600 million) consists of setting up a research and development line on 8" wafers (the first in Europe, operated by Europeans). The first .5 µ circuits were produced in August 1992 on the CNET research line. PHILIPS will participate in the development. The GRESSI (Grenoble Silicium Submicronique) association between CNET and the LETI laboratory of the Nuclear Research Center of Grenoble will enable the development of research on more advanced technologies.

SGS-THOMSON Microelectronics has just benefited from a FF 1.2 billion recapitalization. French and Italian governments are in favor of a direct help to the microelectronics sector. In Germany, opinions are divided concerning the possibility of direct help as opposed to help for end-user sectors. A report from IFO (Institut für Wirtschaftsforschung) rejects the need for a direct help to semiconductor manufacturers, and recommends help for electronics users, claiming that these companies help circuit manufacturers by stimulating their sales in the end.

These two policies are not contradictory. They are the result of a weak vertical integration in Europe, particularly in France, compared with Japan for example. The heads of the JESSI (Joint European Submicron Silicon Initiative) program are strongly promoting a vertical integration. They actually managed to rebalance the program in favour of the Application sub-program (Automotive, HDTV, etc).

All these initiatives could make happen that Europe would be the winner of the third era, as projected by Vincent in [15]. The first era was the era of bipolar circuits needed by data processing systems, won by the USA in the 70s. The second era has been the MOS era, allowing large densities but less speed, won by Japan in the 80s. The emerging third era could be the era of smarter circuits like EPROM, flash, ASICS for complex function necessary for DSP, etc. HDTV, automation, telecom industries will be giant application markets. Programs such as the ARIANE or AIRBUS programs give Europe strong positions in the corresponding sectors.

The European position is already strong in some fields: SGS-Thomson is world No. 2 in EPROM fabrication; PHILIPS and THOMSON are No. 3 and 4 in consumer electronics respectively, ALCATEL and SIEMENS among the 3 first in telecom, while BOSCH, MARELLI, VALEO, No. 1, 4 and 5 in automotive electronics.

5.2. Infrastructure

5.2.1. Promotion of EDA standards

To support European cooperation EDA standards are promoted in Europe by ECSI, the European CAD standardization initiative. ECSI is jointly sponsored by participating companies and the CEC via the ECIP (Electronic CAD Integration Project) ESPRIT project, and is open to all institutions or industries who wish to support EDA standardization in Europe.

It has the following aims:
- To help member companies to integrate new standards.
- To coordinate EDIF, VHDL, CFI and other standardization task forces.
- To increase visibility of Europe's influence in standardization bodies.
- To issue and disseminate EDA standards information throughout EC countries.
- To provide input to the CEC and improve its policy towards EDA standards.

ECSI encompasses Technical Centers for VHDL, EDIF and CAD Framework areas. There are VHDL Technical Centers at IMT, Marseilles and SIEMENS, Munich; there is an EDIF Technical Center at the University of Manchester; there is a EuroCFI...
Technical Center at GMD, Bonn; and the ECIP office is based in Grenoble.

5.2.2. VLSI Education

In VLSI Education and Training, European Academic Institutions benefit from the VLSI Design Training Action launched in 1989 by the CEC. EUROCHIP, a consortium of five Institutions (CMP in Grenoble, France, DTH in Lyngby, Denmark, GMD in Bonn, Germany, IMEC in Leuven, Belgium, RAL in Ditzcot, United Kingdom) provides Academic Institutions with a number of services, including chip fabrication, procurement of industrial CAD software, procurement of hardware and testing equipment. EUROCHIP organizes courses in the use of basic CAD software, advanced training and the exchange of University CAD software as well.

Presently, 270 Academic Institutions from EC and EFTA countries participate in the Action and the scheme was recently opened to East-Central European countries. Till now about 1,000 agreements have been concluded between EUROCHIP, Academic Institutions and industrial vendors and about 4,500 CAD software packages have been installed. 370 academic instructors have attended courses on the use of basic CAD software. More than 7,000 students have been trained in VLSI design during the first year of operation, and the figure went up to 10,000 for the second year. This is well beyond the initial goal: to double the number of yearly trained students within a few years, initially estimated to 3,000.

The high level of interest is also illustrated by the number of participants at the EUROCHIP Workshops held in Grenoble in 1991 and 1992: 300 and 400 respectively. No other scheme in the world has reached this level of service and this number of participating Universities [2].

Recently the scheme has been opened to cooperation between Universities and SMEs (Small and Medium size Enterprises).

5.2.3. Microelectronics service for SMEs

Innovative products nowadays often require an extra competitive edge through the application of microelectronics. Many SMEs are going in this direction. However, especially for SMEs, the route to VLSI is relatively expensive and bears a greater risk. In order to make VLSI more manageable for SMEs, the CEC launched in 1992 a new initiative: CHIPSHOP. CHIPSHOP is the Service Organizer of the JESSI-SMI Project, which plans to address 15% of an entire target group of 25,000 enterprises in Europe. CHIPSHOP will serve SMEs for chip fabrication and will link a network of support and competence centers (SCCs). Thus, design assistance and support can be given locally while prototype fabrication is performed on a European scale. CHIPSHOP offers more services besides prototype fabrication: testing, small volume production, CAD software, FPGA migration. The basic CHIPSHOP centers are SCME in The Netherlands, FhG-IIS and IAM in Germany, LETI and CMP in France, CNR-PF and CSATA in Italy, GAME and CNM in Spain, INESC in Portugal, INTRACOM in Greece, Electronikcentralen in Denmark and Norasic for the Scandinavian countries, ERA and ULVC for the UK.

The so called "Special Actions" were launched by the CEC to promote microelectronics in southern-European countries like Italy, Spain, Portugal and Greece. They are linked to JESSI-SMI via CHIPSHOP.

5.2.4. European conferences

However European Conferences exist for a long time on circuit desing and solid state circuits (ESSCIRC and ESSDERC) over the last five years Europe has launched several new European Conferences to strengthen the European infrastructure for education and research and to support the diffusion of microelectronics.

EDAC, the European Conference on Desing Automation, was launched in 1990. Since then the yearly EDAC Conferences became the most important information exchange forum in the field of Design Automation in Europe.

ETC, the European Test Conference, started in 1989. EUROASIC started in 1985. This annual event is now recognized as the premier exhibition on ASICs and CAD.

In 1993, EDAC and EUROASIC have decided to combine into a single Conference and Exhibition that has brought together ASIC designers and CAD users, developers, suppliers and researchers, resulting in the premier European Conference and Exhibition on Design Technology.

In 1994, EDAC, ETC, and EUROASIC have decided to combine into a single conference on Design and Test and an Exhibition that will bring ASIC and CAD companies together with CAT and ATE companies. EDAC-ETC-EUROASIC will be held in Paris in 1994.

Prototyping in general is becoming more and more crucial. The Rapid System Prototyping Workshop launched in 1990 in the USA will be held in Grenoble in 1994.

The yearly Workshop on CAD for VLSI in Europe (CAVE) exists already for 10 years, under the auspices of the CEC.

5.3. Microelectronics perspectives in Eastern-Central Europe

The following overview is based on the survey the authors carried out among their research and educational partners in Hungary, Poland, Estonia and Rumania. Although there seem to be considerable differences in all these countries, the main tendencies are similar.

The main problem in all these countries is the collapse of the state owned electronics industry. On the ruins there are four main groups of electronics enterprises struggling to survive:

- privatized (former state owned) large factories,
- state owned enterprises with all the burdens of previous system,
- subsidiaries of large multinational companies,
- private new small and medium size enterprises.

The ratio and the weight of these four types differ in the former E/C European countries, but it is common in all of them that the biggest problems are the lack of...
investment funds which would be needed to modernize the fabrication technologies, the lack of the solvent market and the lack of the marketing skills. In spite of all the expectations in the third group the work carried out in the E/C European countries is mainly assembling — the traditionally well trained electrical engineers of these countries do not find here enough creative work. Because of this, and because of the breakdown of the former large Research Institutes, the SMEs (in the fields of the electronics, telecommunication, computing, etc.) are created mainly by electronic engineers — who have no managerial and marketing skills. In spite of this, this very flexible group of enterprises seems to be the most promising from the point of view of the survival of microelectronics in the E/C European countries. Some of them are growing very fast, and now have reached already the era of conceptional new developments.

The affordable price of FPGAs explains that the SMEs do not really suffer from the lack of the local microelectronics industry, and hopefully more and more will be able to benefit from the EEMCN (East European Microelectronics Cooperation Network) initiative, set up in the framework of the Cooperation in Science and Technology (PECO) program of the CEC to support ASIC design in E/C European countries, to build their equipment with up-to-date ASICs.

Although no competitive silicon foundry has survived in E/C Europe, the European educational cooperations (first of all the EUROCHIP cooperation, to which the E/C European countries could join informally 2, formally 1 year ago) enable the E/C European universities to keep their microelectronics education on the European standards. We consider this very important, since today VLSI design skills belong to the basic tool set of electronics engineering.

ACKNOWLEDGEMENT

The authors are indebted to Prof. W. Kuzmicz (Poland), Prof. V. Székely (Hungary), Prof. R. Ubar (Estonia) and Prof. D. Ioan (Rumania) for their useful contributions concerning the present situation of microelectronics in their countries.

REFERENCES


Bernard Courtois received his first degree in Mathematiques superieures et speciales from Stanislas, St Louis, Paris in 1970; the Engineering degree from the Ecole Nationale Superieure d'Informatique et de Mathematiques Appliquees de Grenoble in 1973; the Docteur-ingenieur degree in 1976 and Docteur d'Etat degree in 1981.

He is currently Director of the Laboratory of Techniques of Informatics and Microelectronics for Computer Architecture (TIMA) of CNRS and INPG in Grenoble, France; director of the CMP service, member of the EUROCHIP Executive Board and CHIPSHOP Core Team. He is the author of more than 100 scientific publications. He has served in Program Committees of FTCS, ETC, EDAC, ESSCIRC, ICCD, RSP, DFT, EDFT, as an General Chairman of EDAC-EUROASIC in 1993. He is a member of the Editorial Board of the IEEE Transactions on VLSI Systems, and he is reviewer of research proposals submitted to NSF, NATO, SERC.

Márta Kerecsen-Rencz received the Electrical Engineering degree in 1973 and the Ph.D degree in 1980, from the Technical University of Budapest, Hungary. She joined the Department of Electron Devices of TUB in 1973. Currently she is Assistant Prof. of TUB/DED. Her first research area was the simulation of semiconductor devices, later she participated in the development of several CAD programs in microelectronics. She has published her theoretical and practical results in more than 30 technical papers.
This paper presents the functional model of (static) real-alterable memory (SRAM) chips. The main building blocks of the functional level are detailed at the electrical level. The classical functional fault models used for testing SRAM chips are introduced and their relationship between faults at the electrical and geometric level is shown. Inductive fault analysis techniques and empirical test data are used to show the relative frequency of occurrences of the introduced functional faults; and finally, references to march tests are given for detecting those faults.

1. INTRODUCTION

Memories are an important component in digital systems because they constitute a large percentage of the memory chips and, because of their high density, determine the system reliability to a very large extent.

The exponential increase in memory density (a quadrupling in density every 7 years) has obsoleted the traditional memory tests which required a test time of the order \( O(n^2) \), where \( n \) is the number of memory bits in the chip. New fault models and memory tests have recently been designed such that memories can now be tested with tests requiring a test time of \( O(n) \).

This paper starts with introducing the functional RAM chip model; in the next section, the main building blocks of this functional model are subsequently detailed at the electrical level. The currently used RAM chip fault models are described next; followed by a section which shows the validity of these fault models, using inductive fault analysis techniques and empirical test data. References are given for tests detecting faults of the described fault models.

2. THE FUNCTIONAL RAM CHIP MODEL

Fig. 1 shows a general model of a DRAM chip; for a SRAM chip the refresh logic would be omitted. Before discussing Fig. 1 in detail, one should be aware of the difference in the external and internal organization of the memory cell array D. A 1 Mbit chip may logically (as seen from the outside) be organized as 1M addresses of words which are one bit wide. Physically (inside the chip), the memory cells (each of which contain one bit of data) are organized as a matrix or a number of matrices. For example, the physical organization could be a matrix of 1k•ik bits (1k rows and ik bits per row), or four matrices of 512•512, or 8 matrices of 128•ik, etc. For every read and write operation, a 1 kbit (or smaller) row is read or written internally, while only one bit is made visible to the outside world.

Block A, the address latch, contains the address. The high-order bits of the address are connected to the row decoder, B, which selects a row in the memory cell array, D. The low-order address bits go to the column decoder, C, which selects the required columns.

When the read/write line indicates a read operation, the contents of the selected cells in the memory cell array are amplified by the sense amplifiers, F, loaded into the data register, G, and presented on the data-out line(s). During a write operation the data on the data-in line(s) are loaded into the data register and written into the memory cell array through the write driver, E.

![Fig. 1. Functional model (data path and control) of a DRAM chip](image)

In the chip of Fig. 1, many different faults can occur. Fig. 2 lists some functional faults (at the electrical level) that can occur in a RAM chip (the list is not complete!). In the figure the following terminology is used: a cell is a device that contains data, like a memory cell or a cell in a register; and a line is a connection, it is used to transmit data or a control signal from one block to another or within a block.

3. THE ELECTRICAL RAM CHIP MODEL

The most important blocks of the functional model of Fig. 1 will be opened, such that the electrical properties of those blocks will become visible. This is important for a later explanation of the reduced functional faults, which have their origin at the electrical or geometrical level of the system. This section covers: memory cells (these are used to construct the memory cell array, D, of Fig. 1), decoders (used to construct the row decoder, B, and the column decoder, C), and the read/write circuitry (blocks H and F).

3.1. Memory cells

A six-device SRAM cell is shown in Fig. 3. It consists of the enhancement mode NMOS transistors \( Q_1, Q_2, Q_3 \)
and \( Q_6 \); and the depletion mode NMOS transistors \( Q_3 \) and \( Q_4 \). Transistor \( Q_1 \) forms an inverter together with depletion load device \( Q_3 \), this inverter is cross-coupled with the inverter formed by \( Q_2 \) and \( Q_4 \), thus forming a latch. This latch can be accessed, for read and write operations, via the pass transistors \( Q_5 \) and \( Q_6 \).

<table>
<thead>
<tr>
<th>Functional fault</th>
</tr>
</thead>
<tbody>
<tr>
<td>a Cell stuck</td>
</tr>
<tr>
<td>b Driver stuck</td>
</tr>
<tr>
<td>c Read/write line stuck</td>
</tr>
<tr>
<td>d Chip-select line stuck</td>
</tr>
<tr>
<td>e Data line stuck</td>
</tr>
<tr>
<td>f Open in data line</td>
</tr>
<tr>
<td>g Short between data lines</td>
</tr>
<tr>
<td>h Crosstalk between data lines</td>
</tr>
<tr>
<td>i Address line stuck</td>
</tr>
<tr>
<td>j Open in address line</td>
</tr>
<tr>
<td>k Shorts between address lines</td>
</tr>
<tr>
<td>l Open decoder</td>
</tr>
<tr>
<td>m Wrong access</td>
</tr>
<tr>
<td>n Multiple access</td>
</tr>
<tr>
<td>o Cell can be set to 0 but not to 1 (or vice-versa)</td>
</tr>
<tr>
<td>p Pattern sensitive interaction between cells</td>
</tr>
</tbody>
</table>

*a* A cell can be a cell in the memory cell array or in the data register.

**Fig. 2. List of functional faults**

The addressing of the cell is done using a two-dimensional addressing scheme consisting of a row and a column address. The row decoder, \( B \), of Fig. 1 allows only one row of cells to be selected at a time by activating the word line (WL) of that particular row (note that within the chip a memory word is synonymous with a row). The WL is connected to all gates of the pass transistors of all cells in that row, and only one WL should be active at a time. The selection of a particular cell in a row is done under control of the column decoder, \( C \), of Fig. 1; it activates the set of complementary bit lines (BLs) of that particular cell.

**3.2. Decoders**

Decoders are used to access a particular cell, or a group of cells, in the memory cell array. A 1 Mbit chip, externally organized as 1M addresses of 1-bit words, would require 1M word lines. The silicon area required for the decoder and for the word lines would be prohibitive. Therefore two-dimensional addressing schemes are used within the chip, requiring a row decoder with word lines (WLs) and a column decoder with bit lines (BLs); the size of each decoder and the area required for the lines is proportional to \( \sqrt{n} \), where \( n \) is the total number of bits in the chip.

Data can be written by driving WL high and driving the lines BL and \( \overline{BL} \) with data with complementary values. Because the bit lines are driven with more force than the force with which the cell retains its information (the transistors driving the lines BL and \( \overline{BL} \) are more powerful, i.e. they are larger than the transistors \( Q_1 \) and \( Q_2 \)), the cell will be forced to the state presented on the lines BL and \( \overline{BL} \). In the case of a read operation, a particular row is selected by activating the corresponding WL. The contents of the cells on a row, accessed by the activated WL, are passed to the corresponding sense amplifiers via the BL and \( \overline{BL} \) lines. The data register, \( D \), of Fig. 1 is loaded by selecting the outputs of the desired sense amplifiers under control of the column decoder, \( C \).

**Fig. 3. Six-device SRAM cell structure**

An implementation of a simple, static row decoder consists of a NOR gate, as shown in Fig. 4. The inputs to the decoder consist of the address bits \( a_0 \) through \( a_{k-1} \) or their complements; the output (Out) is the WL line in case of a row decoder, or the CL (column select) line in case of a column decoder. All inputs \( a_0 \) through \( a_{k-1} \) have to be low in order for the output to be high. When a particular address has to be selected, e.g. address 50, which is 110010 in binary, the inputs to gates \( a_0 \) through \( a_5 \) should be as follows: \( \overline{a}_0 \overline{a}_1 a_2 a_3 \overline{a}_4 a_5 \). For a large number of address lines, this decoder may become slow because of the long series of PMOS transistors in the \( V_{DD} \) path.

**Fig. 4. Static row decoder circuit**
3.3. Read/write circuitry

The write circuitry of a RAM cell is rather simple; for an example, see Fig. 5. The to be written data on 'Data In' is presented on the BL and BL lines under control of the 'Write' clock.

![Fig. 5. RAM write circuit](image)

The read circuitry may be very simple for ROM-type memories and small SRAMs. Fig. 6(a) shows a simple read circuit, consisting of an inverter. Fig. 6(b) shows a differential amplifier which can sense small differences between the lines BL and BL and allows for fast switching; read circuits are therefore also called sense amplifiers. The amplifier is enabled by a column select line, CL. The most common implementation of the read circuit for a DRAM cell consists of a sense amplifier implementation called gated flip-flop (Dillinger, 1988).

![Fig. 6. Simple read circuits](image)

4. RAM CHIP FAULT MODELS

Though each of the blocks of the functional model shown in Fig. 1 represents a particular function and may become defective, faults in certain blocks show the same fault behaviour. For fault modeling purposes, the functional model then may be simplified to the reduced functional model of Fig. 7. This model includes the address decoder (blocks, A, B and C of Fig. 1), the memory cell array, and the read/write logic (blocks E, F and G of Fig. 1).

Fausts in the address decoder. Address decoder faults (AFs) are assumed not to change the decoder into sequential logic and be the same during read and write operations. Fig. 8 shows the functional faults that can occur in the address decoder. They are:

- **Fault 1.** With a certain address, no cell will be accessed.
- **Fault 2.** A certain cell will not be accessible.
- **Fault 3.** With a certain address, multiple cells are accessed simultaneously.
- **Fault 4.** A certain cell can be accessed with multiple addresses.

Fausts in the memory cell array. Many different faults can occur in a memory cell array (van de Goor, 1990&1991). These can be classified as faults which involve only a single cell (such as stuck-at, stuck-open, transition, data retention faults; and faults whereby a cell or group of cells influences the behaviour of another cell. The latter class is called coupling faults (CFs). CFs can be divided into inversion, idempotent, and state coupling faults. Also, CFs may be linked.

![Address](image)

In a stuck-at fault (SAF), the logic value of a stuck-at cell or line is always 0 (an SA0 fault) or always 1 (an SA1 fault).

![Fault 1, Fault 2, Fault 3, Fault 4](image)

A stuck-open fault (SOF) means that a cell cannot be accessed, perhaps because of an open word line (WL), see Fig. 8 (Dekker, 1990). When a read operation is performed on a cell, the differential sense amplifier has to sense a voltage difference between the bit lines (BL and BL) of that cell. In case of an SOF, both bit lines will have the same voltage level; consequently the output value produced by the sense amplifier (SA) depends on the way it is implemented:

- **Operation of the SA is transparent to SAFs.** When the SA has only a single input (it is implemented as a buffer rather than a differential amplifier), an SOF will produce a fixed output value (always 0 or always 1). The SOF will appear as a SAF and therefore is detectable.
- **Operation of the SA is non-transparent to SOFs.** To broaden the read window, the SA may contain a latch. Then a SOF may have the effect that the latch is not updated because the voltage difference between the bit lines is too small. The previous output value is produced as the output value for the SOF.

In a transition fault (TF), a cell fails to undergo a 0 —> 1 transition or fails to undergo a 1 —> 0 transition. Note that a signal cell may exhibit both types of TFs.

A data retention fault (DRF) occurs when a cell fails to retain its logical value after some period of time (Dekker, 1990). A DRF may be caused by a broken (open) pull-up device within a cell (see Fig. 3). Leakage currents then will cause the node with the broken pull-up device to lose its
charge, causing a loss of information if a logic value was stored in the cell which required a high voltage at the open node.

An inversion coupling fault (CFIn) (Nair, 1978; Suk, 1981; Marinescu, 1981) involves two cells i and j; the fault is sensitized by a transition write operation (that is an ‡ or a † write operation) to a particular cell j. Cell j is called the coupling cell, and inverts the contents of cell i, which is called the coupled cell. Two different CFIns can be recognized: the <‡; 3> and the <‡; 1> CFins. Between a given pair of cells i and j, both faults may exist simultaneously.

An idempotent coupling fault (CFid) (Nair, 1978; Suk, 1981; Marinescu, 1981) involves two cells i and j. The fault is sensitized by a transition write operation to a cell j, which forces the contents of another cell i to a fixed value (0 or 1). Four different CFids can be recognized: <‡; 0>, <‡; 1>, <‡; 0>, and <‡; 1>.

A state coupling fault (CFst) (Dekker, 1990) differs from the CFIn and CFid because it is not sensitized by a transition write operation in the coupling cell but by some connection between two cells or lines. It is defined as follows: a coupled cell or line i is forced to a certain value x only if the coupling cell or line j is in a given state y.

Linked faults (Van de Goor, 1990& 1991; Pararchristou, 1985) affect the same cell. In linked CFs, two or more CFs exist with the same coupled cell. Unless special precautions are taken in a test, fault masking may occur with linked faults. In fault masking, the fault effect disappears because when sensitized by one fault it is canceled by another fault.

5. VALIDITY OF THE FAULT MODELS

Tests can detect the presence of (reduced) functional faults, but they take time and therefore money. Currently, testing accounts for about half the cost of memory chips, so tests should only be performed to detect those faults which are reasonably likely to occur. The likelihood for a particular fault depends on the technology used, the feature width, the circuit design and layout, and the variations in the manufacturing process of a particular chip. This likelihood varies between chips of different manufacturers and even between chips manufactured in the same batch. We can use inductive fault analysis or physical defect analysis to determine this likelihood. In addition, the relationship between the faults at the electrical and functional level is established.

5.1. Inductive fault analysis (IFA)

IFA is a systematic procedure to predict all faults (defects) likely to occur in an integrated circuit. The effect of each defect can be translated into one or more of the functional faults. The IFA method consists of inserting physical defects into the layout of a chip. Two classes of defects can be distinguished:

- **Global defects** may be caused by a too thick gate oxide, a too thin polysilicon, mask misalignments, and so forth. They affect many chips on a wafer and are the main cause of dynamic faults. Such faults are outside the scope of this article.
- **Local defects** (also called spot defects) are caused by extra, missing or inappropriate material (for example, dust particles). A spot defect affects only a single chip and causes a functional fault.

Dekker (1990) has investigated the effect of spot defects on 16-Kbit SRAM chips, manufactured with a 1.5-µm technology. He analyzed the effect of spot defects of different sizes for the memory cell array of the 16-Kbit SRAM chip. The spot defects then were translated into electrical faults, which in turn were translated into functional faults.

In (Dekker, 1987) 60 spot defects have been analyzed, starting with a translation from the layout to the electrical level; thereafter the resulting electrical faults are translated into logical faults. Fig. 9 (Dekker, 1990) shows how spot defect 1 is translated into an open bit line at the electrical level, while spot defect 2 is translated into an extra pass transistor. A few of the above faults will be explained, using Fig. 10 (Dekker, 1988); a complete analysis is given in (Dekker, 1987).

- **Fault 1**: a word line connected to $V_{DD}$ will cause all cells along the word line to be stuck-open.

![Fig. 9. Relationship spot defects — electrical faults](image-url)
the node to drop; when the threshold voltage is reached the cell will invert. If the node is active low, the data retention fault is not present; hence the data retention fault is only detectable in one state of the cell.

The importance, in terms of probability of occurrence, of the reduced functional faults of Section 4 caused by spot defects, depends on the critical area, which is defined as the chip area where the spot defect may damage the active part of the layout. The size of the critical area is determined by the dimensions of the spot defect and the topology of the layout; for example two parallel wires separated by 4 µ can only be shorted by a spot defect with a diameter ≥ 4 µm. The probability of occurrence of this short is determined by the length of the parallel wires, called the critical path length; the longer the critical path length the higher the probability of a spot defect.

Faults in the address decoder and the read/write logic have not been modeled by spot defects. The reason is that these faults can be mapped onto memory cell array faults (van de Goor, 1991) such that they will be detectable by tests for the memory cell array; at the same time these faults have a proportionally lower contribution to the total failure rate because about 80% of the chip area is occupied by the memory cell array.

5.2. Relationship between faults at the electrical and functional level

Fig. 11 shows some defects in the electrical model of a SRAM cell. Defect a (a short between the inverse node and VDD) will result in a SA0 reduced functional fault. Defect b (a short between the true node and VSS) will result in a SAO fault. Defect c (an open, i.e. not connected, gate of the true node) will result in a SAO fault. Defect d (an open WL), will cause all cells after the WL to be inaccessible. When such a cell is read, the BL and WL lines will not be driven by the accessed cell because the pass transistors Q5 and Q6 do not conduct due to the open WL. The result of the read operation depends on the type of read circuit used, see Section 3.3; if the read circuit uses only one input (see Fig. 6(a)), the defect will manifest itself as a SA fault for all inaccessible cells; alternatively, if the read circuit consists of a differential amplifier (see Fig. 6(b)), it may be designed such that it will produce a fixed output value when both inputs have the same value (the defect will then also appear as a SA fault).

![Fig. 10. Examples of defects in the electrical circuit](image)

Table 1. Functional faults caused by spot defects

<table>
<thead>
<tr>
<th>Fault class</th>
<th>Spot size</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>&lt; 2µm (%)</td>
</tr>
<tr>
<td>SAF</td>
<td>51.3</td>
</tr>
<tr>
<td>SOF</td>
<td>21.0</td>
</tr>
<tr>
<td>TF</td>
<td>0.0</td>
</tr>
<tr>
<td>CFst</td>
<td>9.9</td>
</tr>
<tr>
<td>CFid</td>
<td>0.0</td>
</tr>
<tr>
<td>DRF</td>
<td>17.8</td>
</tr>
<tr>
<td>Total</td>
<td>100.0</td>
</tr>
</tbody>
</table>

From Table 1, which shows the effects of spot defects on the memory cell array (which is 80% of the chip area), we can conclude that SAFs contribute about 50% to the total number of faults. CFins were not found, while TFs and CFids only occur with larger spot sizes.

5.3. Physical defect analysis

Dekker (1990) analyzed the physical defects in 1,192 defective devices from nine wafers, produced in three different batches, using a light microscope and a scanning electron micrograph. As shown in Table 2, the result shows
a large number of unidentified faults. Also, TFs hardly occurred, while SAFs account for about 60% and SOFs account for about 14% of the faults. In addition, CFis, CFst's and DRFs all did occur in practice. Note that the results of Table 1 (based on IFA) and of Table 2 (based on physical defect analysis) both show the occurrence of the same reduced functional faults (except for TFs), and that SAFs and SOFs are the dominant fault types.

<table>
<thead>
<tr>
<th>Devices (%)</th>
<th>Fault</th>
</tr>
</thead>
<tbody>
<tr>
<td>59.9</td>
<td>SAF*</td>
</tr>
<tr>
<td>14.1</td>
<td>SOF</td>
</tr>
<tr>
<td>1.5</td>
<td>CFid</td>
</tr>
<tr>
<td>0.8</td>
<td>CFst</td>
</tr>
<tr>
<td>2.2</td>
<td>DRF</td>
</tr>
<tr>
<td>21.5</td>
<td>?</td>
</tr>
</tbody>
</table>

*Or total device failure

6. TESTS FOR SRAMS

Many types of tests for SRAMs have been proposed in the past. Currently, one family of tests, called march tests, has proven to be superior in terms of test time and simplicity of the algorithms. To detect all functional faults within a chip, one should test the address decoder, the memory cell array, and the read/write logic.

There are many march tests optimized for a particular set of functional faults. The three most important march tests are MATS+, March C-, and March B. Empirical results show the effectiveness of the proposed tests; for an overview see (van de Goor, 1993).

While these tests apply only to bit-wide memories, which allow only external access to a single bit, they can easily be extended to word-wide memories. Space limitations precluded discussion of DC and AC parametric tests, I_DQ tests, and tests for (dynamic) recovery faults (for example, sense amplifier and write recovering faults). In addition, DRAMS require tests for neighbourhood pattern-sensitive faults (see van de Goor, 1991).

7. CONCLUSIONS

Functional fault models for (S)RAM chip have been established. Their origin at the electrical and geometrical level has been explained while, using inductive fault analysis techniques, of occurrence has been determined. O(n) tests can be used to detect the faults of the described their relative frequency fault models; references to those tests are given.

REFERENCES


EVALUATION OF CARRIER IN POWER SEMICONDUCTORS USING BOTH OPTICAL AND ELECTRICAL MEASUREMENTS SUPPORTED BY TWO-DIMENSIONAL COMPUTER SIMULATION

P. JONSSON, M. ISBERG, F. MASSZI, F. VOJDANI, E. NORDLANDER, M. RÖSLING, and H. BLEICHER
SCANNER LAB. ELECTRONICS DEPARTMENT, INSTITUTE OF TECHNOLOGY UPPSALA UNIVERSITY P.O. BOX 534, S-751 21 UPPSALA, SWEDEN

The ambipolar carrier lifetime in the n-base of a P-I-N type power diode has been extracted by using two independent measurement techniques, supported by appropriate computer simulations. Firstly, the optical free carrier absorption (FCA) method was used to measure the steady-state excess carrier distributions of the sample diode at different injection levels. Simulations with different carrier lifetimes were performed, and after fitting the simulated carrier concentration distributions to measured data an ambipolar lifetime of 20 ± 3 µs was achieved. Secondly, electrical reverse-recovery measurements were performed at both different current levels and reverse voltages. Simultaneously, computer simulations have been carried out in order to determine the recovered charge for different lifetimes, resulting in an ambipolar lifetime of 19 ± 2 µs. Furthermore, measurements of an effective lifetime were done both with the open-circuit carrier decay (OCCD) method and the open-circuit voltage decay (OVCD) technique. The I-V characteristics were measured and simulated for different lifetimes, confirming an ambipolar lifetime of approximately 20 µs. This work shows that the used simulation parameter models are close to reality and that the simulation results are reliable. The FCA method is also shown to be well calibrated.

1. INTRODUCTION

At Uppsala University we have a long tradition in physical modelling and simulation of semiconductor devices [1]. Computer simulation has become almost an everyday tool in the electrical/electronic design work during the past few years. With the easy access of commercially available physical simulation codes e.g. MEDICI [2], the demand on the simulation accuracy has also increased.

It is obvious, that simulations can only be as accurate as the models they are based on. In the case of physical simulation of semiconductors, stress is laid on the accuracy of the different physical parameter models in the equation system. The numerical analysis issues (robust solution algorithm, adequate discretization method etc.) are in most cases properly handled by the simulation software.

Considering the behaviour of semiconductor power devices, recombination mechanisms play a central role among the simulated physical process. One should only consider that the trade-off between the on- and off-states by poliar power device could essentially improve with properly selected carrier lifetimes. Therefore, it is absolutely necessary to know real lifetime values for being able to do reliable simulations. A possible way is to make initial measurements, use these values as inputs to the simulation program, and iteratively compare the computed results with measured data.

In the literature, several attempts can be found for obtaining numerical parameters for computer simulations. Considering basic values (intrinsic carrier concentration, effective densities of state etc.) Green's paper [3] gives a good summary. For the carrier mobilities, one of the best recent papers is published by Klaassen [4]. In the field of power devices, electron-hole scattering plays an important role for the mobility models. This effect is often included into the mobility model see e.g. Dorkel and Leturq [5]. Regarding Auger recombination, an injection-dependent physical model, as obtained by electroluminescent measurements [6], is included in our calculations.

However, our main concern in this paper is to determine the Shockley-Reed-Hall (SRH) lifetime and to verify it through simulation. For this purpose, both electrical (reverse-recovery and open-circuit voltage decay, OVCD [7]) and optical (free carrier absorption, FCA at steady-state [8] and open-circuit carrier decay, OCCD [9]) measurements have been performed. The obtained lifetime was used for the simulation of steady-state carrier distributions, I-V characteristics, and stored charge quantities/reverse-recovery times when the sample was driven with a given current ramp, see r.g. [10]. The simulated results were compared to corresponding measurements, giving a good agreement. The used samples, which were equivalent in all respects, were electron irradiated power diodes.

The optical measurements, based on an infrared diagnostic method [8], are of special interest because they facilitate looking into the interior of a semiconductor device during its transient operational cycle. Infrared diagnostic methods based on recombination radiation or on the FCA
method have widely been used for performance analysis of silicon power diodes [11,12] and transistors [13].

The application of the FCA method for the analysis of thyristors was quite recently introduced [8,14]. Here, the FCA method uses a probing light beam from a HeNe laser in order to map the carrier distribution in a sample for steady-state conditions as well as for all phases of the transient cycles. The samples used for such measurements can be finger-cut parts from large-area thyristors, specifically prepared through polishing and etching. In this paper, however, P-I-N diode samples of similar shape are investigated.

2. EXPERIMENTAL TECHNIQUE

The FCA technique is based on low-energy photons illuminating a sample. The photons are associated with a wavelength ($\lambda = 3.39 \, \mu m$) corresponding to an energy well below the bandgap energy of silicon, thus being scattered by mobile excess carriers in the material as well as by the material itself, see Fig. 1. Hence, the radiation transmitted through the device without injected excess carriers, should be compared with the transmission values giving the local absorption coefficient, which entirely originates from mobile-carrier scattering. This absorption coefficient may be converted into the local excess-carrier concentration as a linear combination of the local electron and hole densities.

![FCA measurement system](image)

The measurement system is shown schematically in Fig. 2. The system is composed by a low-power HeNe laser, a mechanical chopper for synchronization, beam-expander optics, a motorized positioning system with a pressurized sample holder which facilitates scanning in two directions in a voltage-protective ambient, a focusing lens system, an amplifying photo-detector system, a digital wide-memory oscilloscope, and a computer.

In this paper, P-I-N diode samples were investigated by means of the FCA technique as well as by electrical measurements (reverse-recovery measurements). These measurements are well suited for the evaluation of the ambipolar carrier lifetime in the $I$-type base of the samples, in conjunction with appropriate computer simulations. Fig. 3 displays the circuitry for the FCA measurements of the P-I-N diode samples. A simple driving circuit was used, which
mainly consisted of a forward-bias supply. With this biasing procedure, the diode sample may be carrier mapped in the steady-state mode in the anode-to-cathode direction. This type of one-dimensional carrier mapping is used for the analysis in this paper. Another inherent analysis technique is the open-circuit carrier decay (OCCD) technique. This technique is applied when the switch shown in Fig. 3 is opened, and the excess carriers within the sample decay by recombination and diffusion. Hence, the FCA technique is able to follow the decay, and the ambipolar carrier lifetime may be extracted from the decay process [9]. An additional voltage measurement, marked with V in Fig. 3, facilitates an extra lifetime check by means of the traditional open-circuit voltage decay technique [15].

Fig. 4. The circuitry used for reverse-recovery measurements of P-I-N diodes. The reactive components (L and C) represent parasitic effects of the circuitry, and the "soft" switch symbolizes a soft/ramped transition between forward and reverse biased modes of operation.

In Fig. 4, the reverse-recovery measurement circuit is shown. The sample under test is marked "Diode", and the reactive components (marked L and C) are parasitic elements of the circuit. The "soft" switch represents a soft/ramped transition between forward and reverse biased mode of operation. This kind of measurement is also used to extract the ambipolar carrier lifetime of the sample base, but it also serves as means for examination of the credibility of the simulated decay. In this latter case, both the curvature and the integrated stored charge of the recombination process should fit the simulated data, if the lifetime value extracted from the measurements is true and the carrier dependent models of the lifetime used by the simulation software are realistic.

4. SIMULATIONS

For computer simulations, two different programs have been used: BAMBI [16], and MEDICI [2]. Both programs are two-dimensional transient simulation codes, and they have been made equivalent by us to a necessary physical model level. However, MEDICI has a more robust numerical algorithm and it also runs faster. In addition, MEDICI's physical model structure is rigid and no source code was available for us (when this investigation was done). Thus, it was only allowed to change certain parameters in the formulae. BAMBI, on the other hand, was more flexible in that sense, that its source code was available and necessary changes could easily be accomplished. BAMBI's drawback is that it only is able to handle a simple outer circuit around the analyzed device. This simple circuit was not enough to make the reverse-recovery investigations; for that purpose, MEDICI had to be used. However, for calculating I-V characteristics, the use of BAMBI was adequate and simple. Hence, the physical model descriptions, which are detailed in the following, are valid for both programs (the necessary MEDICI formulae have been coded and linked with BAMBI). Test have been made, proving that these two programs practically compute the same results, providing that the same input structure and physical models are used.

Fig. 5. The outer circuit used in simulation. Only one half of the sample structure is simulated, due to symmetry.

For reverse-recovery simulations, the external circuitry should be defined, and the influence of its elements to the computed characteristics should be investigated. Its component values must be adjusted in that way the simulated voltage and current time dependence equals to the measured ones. The chosen circuit is shown in Fig. 5. The level of the initial forward current and its slope during the turn-off ramping process can be defined with the current source I. In this way, is is possible to study the recovery of the injected charge from the diode during the transient process for different injection levels. This injected charge in the forward-biased diode depends very strongly on the carrier lifetime. The voltage source U generates the reverse voltage across the sample, and the ideal diode D prevents the current to go the wrong way while the analyzed power diode is forward biased. R, L and C simulates the resistance, inductance and capacitance, respectively, in the measurement circuit.

The value of C has a major influence on the simulation results. Both voltage and current time development have to fit measured data. If C decreases, the peak of the i(t) curve will move downwards, while the peak of the v(t) curve moves to the left, as is seen in Fig. 6. According to measurements, there is only a minor delay between the current and voltage peak. Hence, a set of C= 300 pF, L= 0.2 µH and R= 1 Ω is estimated in our case. The influence of the resistance and the inductance is, however, not very strong when looking at the displacement of the current and voltage peaks L almost only affects the magnitude of the negative voltage peak and the resistance acts as a moderator of the oscillations arising from the LC-circuit.
Fig. 6. a) Illustration of how the peak of the i(t) curve moves down if C decreases. b) Illustration of how the peak of the v(t) curve moves sideways if C decreases.

Discussing the physical models used, MEDICI provides several choices for the mobility and lifetime models. The mobility models can generally be classified into three categories: low field, transverse field, and parallel field mobilities. For high—injecting P-I-N diodes, a low field carrier-carrier scattering mobility model was chosen. The effects of carrier-carrier scattering (C) are only important when high concentrations of electrons and holes are present. The model also takes into account the effects of lattice scattering (L) and ionized impurity scattering (I). The mobility model can be described by the following expression:

$$\mu_{n,p} = \mu_{n,p}(1 + \frac{\mu_{n,p}^{IC}}{\mu_{n,p}})$$

where $\mu_{n,p}$ is the mobility, $\mu_{n,p}^{IC}$ is the ionized impurity scattering term, and $\mu_{n,p}$ is the effective mobility.

The carrier-carrier scattering term $\mu_C$ is given by the formula:

$$\mu_C = \frac{A.CCS(T_{300})^{3/2}}{\sqrt{np\ln(1 + B.CCS(T_{300})^{3}(np))^{-1/3}}}$$

The ionized impurity scattering terms $\mu_n^I$ and $\mu_p^I$ are given by the expressions:

$$\mu_n^I = \frac{AN.IIS(T_{300})^{3/2}}{N_T} \cdot g_B \left[ \frac{BN.IIS(T_{300})^2}{n + p} \right]$$

and

$$\mu_p^I = \frac{AP.IIS(T_{300})^{3/2}}{N_T} \cdot g_B \left[ \frac{BP.IIS(T_{300})^2}{n + p} \right]$$

where $g_B(x) = \left[ \ln(1 + x) - \frac{x}{1 + x} \right]^{-1}$.

Finally, the lattice scattering terms $\mu_n^L$ and $\mu_p^L$ are given by:

$$\mu_n^L = MUNO.LAT \left( \frac{T}{300} \right) - EXN.LAT$$

$$\mu_p^L = MUP0.LAT \left( \frac{T}{300} \right) - EXPLAT$$

Electron and hole lifetimes used in MEDICI may be regarded concentration dependent in the simulation as follows:

$$\tau_{n,p} = AN + BN \left( \frac{N_{total}(x,y)}{NSRHN} \right) + CN \left( \frac{N_{total}(x,y)}{NSRHN} \right)$$

$$\tau_{n,p} = AP + BP \left( \frac{N_{total}(x,y)}{NSRHP} \right) + CP \left( \frac{N_{total}(x,y)}{NSRHP} \right)$$

where $N_{total}(x,y)$ is the local total impurity concentration and where $NSRHN$ and $NSRHP$ are properly chosen constant values. The values of $TAUN0$ and $TAUP0$ have been deducted from the measured ambipolar lifetime $\tau_0$. Since our samples have been electron irradiated, the following holds [17]:

$$TAUN0 + TAUP0 = \tau_0$$

$$\frac{TAUN0}{TAUP0} = 4.42$$

The continuity equations for electrons and holes in MEDICI,

$$\frac{\partial n}{\partial t} = \frac{1}{q} \cdot \nabla \cdot \text{J}_n - U_n = F_n(\Psi, n, p)$$

$$\frac{\partial p}{\partial t} = \frac{1}{q} \cdot \nabla \cdot \text{J}_p - U_p = F_p(\Psi, n, p)$$

include $U_n$ and $U_p$, which represent the net electron and hole recombination rates, respectively. MEDICI supports both Shockley-Reed-Hall and Auger recombination, i.e. $U = U_n = U_p = USRH + UAuger$, where

$$USRH = \frac{pn - n_{i}^{2}}{\tau_p \left[ n + n_{i} \exp \left( \frac{ETRAP}{kT} \right) \right] + \tau_n \left[ p + n_{i} \exp \left( \frac{-ETRAP}{kT} \right) \right]}$$
Above, \( n_{ie} \) is the effective intrinsic concentration and \( \tau_n \) and \( \tau_p \) are the electron and hole lifetimes. The value of \( E_{TRAP} \) is the energy of active recombination centers, which may be measured by e.g. deep-level transient spectroscopy (DLTS).

Besides the recombination mechanism described in the previous section, MEDICI also includes an extra recombination component at specific insulator-semiconductor interfaces, i.e. the Si-air and Si-SiO\(_2\) interfaces. This recombination mechanism can be described by the surface recombination velocity. In MEDICI, surface recombination velocities for electrons and holes can be explicitly specified.

For each node on a specific interface, an effective lifetime for each carrier type is computed (i.e. \( \tau_{n}^{eff} \) and \( \tau_{p}^{eef} \) using the given recombination velocities , S.N and S.P. Thus

\[
\frac{1}{\tau_{n}^{eef}(i)} = \frac{S.N d_i}{A_i} = \frac{1}{\tau_{n}(i)} \quad (13a)
\]

\[
\frac{1}{\tau_{p}^{eef}(i)} = \frac{S.P d_i}{A_i} = \frac{1}{\tau_{p}(i)} \quad (13b)
\]

where \( \tau_{n}(i) \) and \( \tau_{p}(i) \) are the regular SRH lifetimes at the node \( i \), \( A_i \) is the semiconductor area and \( d_i \) is the length of the interface, both associated with the node \( i \).

For BAMBI simulations of I-V curves, the power diode was simply driven by current-controlled boundary conditions in the appropriate current ranges. The used physical models were the same as those detailed for MEDICI.

4. MEASUREMENTS AND RESULTS

4.1. General remarks

The diode sample used for this investigation is a \( p^+ - n^- - n^+ \) (P-I-N) structure, with an \( n^- \)-base doping of approximately \( 3.5\times10^{13} \text{ cm}^{-3} \). The carrier lifetime is strongly reduced by means of electron irradiation with a dose of \( 5 \times 10^{12} \text{ cm}^{-2} \).

The sample is cut to an appropriate size of about \( 0.25 \times 2 \times 5 \text{ mm} \) (see Fig. 7), where the anode and cathode contact stripes are placed at the center of the two largest surfaces. Hence, the active conduction volume is placed more than one diffusion length from the four contact-free surfaces. This is to minimize the influence of surface recombination. Then four contact-free surface are polished mechanically for best optical properties possible. The diodes are also shortly etched, in order to avoid leakage currents at the polished surfaces.

A current of 1 A through the diode corresponds to a current density of approximately 50 A/cm\(^2\). All measurements presented in this paper were carried out at room temperature. For the measurement evaluations, since the \( n^- \)-base is low-doped, it is possible to use high-injection conditions, i.e. \( \Delta n \approx \Delta p \). This fact is also proven by simulations.

4.2. Optical measurements

First, the \( n^- \)-base carrier lifetime was extracted from an optical investigation by means of measurements of the steady-state excess carrier distribution. A line from the anode to the cathode at the center of the diode was scanned for different injections (Fig. 8). The diode forward current ranges from 20 mA up to 20 A at ten different levels. Simulations with different \( n^- \)-base carrier lifetimes were performed, and after fitting of the simulations to the measured data, an \( n^- \)-base carrier lifetime was achieved.

The measured carrier distribution at steady-state are presented in Fig. 8, together with the simulated carrier distributions at the same corresponding currents. In this figure, the simulations were performed with an \( n^- \)-base lifetime of 20 \( \mu s \), which gave the best fitting to the measurements.

Fig. 8. Comparison between measured (thick lines) and simulated (thin lines) one-dimensional excess carrier distributions in the \( n^- \)-base of a P-I-N diode for different injection levels. The diode forward current ranges from 20 A (topmost two curves) to 20 mA (lowest two curves).

The optical measurements give absorption data, primarily. The measured absorption distribution then has to be converted into a carrier distribution. In this paper, the ca-
libration principle proposed by [18] has been used.

In Fig. 8 the simulations were carried out with an n-base lifetime of 20 µs. Simulations were, however, also carried out with 15 and 25 µs n-base lifetime. Furthermore, different levels of surface recombination velocities have been put into test in the simulation work. The simulated curves of Fig. 8 have been calculated with a surface recombination velocity of $10^4$ cm/s, which is a common value for fairly rough surfaces that can be found in the literature [19]. Since the surfaces are polished and etched, the surface recombination velocity would be rather low. Hence, simulations with the lifetime of 20 µs were also made for no surface recombination at all, and in this case the curves fitted even better than in Fig. 8. These data, however, are not presented here, since a zero surface recombination velocity is rather non-physical, but they serve as an indication of an even lower surface recombination velocity than $10^4$ cm/s.

![Fig. 9. Example of measured one-dimensional carrier distribution in the n-base of a P-I-N diode. The anode-to-cathode carrier distribution is decaying from steady-state (at $t = 0$) to the open-circuit distribution after 8.8 µs. The forward current level is 20 A in this case.](image)

As a minor part of this investigation, the OCCD technique [9] has been used to extract an effective lifetime. The closed circuit in Fig. 3 supplies a forward current to the sample diode, and when the circuit is broken the excess carriers are entirely diffused and recombined. A typical example of this shown in Fig. 9. With turn-off measurement data, like those in Fig. 9, the OCCD technique can be used to determine the ambipolar lifetime. This was done for all ten current levels. Scanning of the anode-to-cathode line through the diode was performed with 5 µm steps, whereas the spatial resolution of the FCA equipment is 30 µm. This procedure is equal to smoothing of measurement data, and is necessary since first- and second-order differentials of the data have to calculated in the OCCD technique, and these quantities are extremely sensitive to small errors and deviations.

The OCCD technique does take emitter recombination into account, but it does not deal with surface recombination in general. This is due to the lack of measurement data in the two direction towards the polished surfaces, and, hence, the diffusion in these two directions cannot be considered. There is, however, surface recombination present at the anode and cathode sides of the diode, and this is taken into account. Thus, the measure of the carrier lifetime will be correct of the surface recombination is negligible. In these measurements, the surface recombination is most likely present, but not as a dominant limiter of the lifetime.

The optical measurements resulted in an n-base carrier lifetime of $20 \pm 3$ µs, whereas the OCCD-technique gave as result an effective lifetime of $15 \pm 2$ µs.

### 4.3. Electrical measurements

The second major part of this investigation was to perform electrical reverse-recovery measurements, and to compare them with computer simulations. By using not only a single method, e.g. the optical method, a more secured lifetime would be obtained.

The sample diode was first forward biased ($V_f$) through a resistance ($R_f$). After this, the circuit was broken and a reversed voltage ($V_r$) was applied. In this manner, the stored charge of the diode was pulled out, and a short reverse current peak was detected. The circuit used is schematically shown in Fig. 4. When integrating the reverse current peak in time, a charge is obtained. This charge is pronouncedly dependent on a) the forward current, b) the current slope when reversing the voltage, and, c) the carrier lifetime in the diode [10].

![Fig. 10. Comparison between measured and simulated current of a ramped reverse-recovery process. The recovered charge $Q$ is shown as the shaded area. In this particular case, the forward current is 1.0 A, the reverse voltage is 21 V, and the current slope is 16 A/µs.](image)

Experiments were made at four different forward current levels, which all were in the same range as in the optical measurements, i.e. between 1 and 10 A. Two different reverse voltages were used in order to achieve measurements at two different current slopes. The slopes were 16 and 100 A/µs, approximately. One measurements result is shown in Fig. 10 together with the corresponding time-resolved simulated current.
The I-V characteristics of a diode is only weakly dependent on the bulk carrier lifetime. However, for the sake of completeness of this investigation, the I-V characteristics have been measured and simulated. The measurement was performed using a four-point measurement system at the same current levels as in the OCCD-measurements (i.e. 0.02 – 20 A), and the simulations were made for different n-base carrier lifetimes. The results are shown in Fig. 12, where the simulated I-V characteristics (curve) for a bulk lifetime of 20 µs coincides well with the measured (points). Thus, a lifetime of 20 µs in the sample diode appears to be a good estimate.

5. CONCLUSIONS

It is interesting to notice the good agreement between the two independent lifetime extraction methods, i.e. the optical and the electrical. The excess-carrier lifetime of the n-base of a certain electron-irradiated diode is determined to ±3 µs for both methods.

Further, this paper shows that the used simulation parameter models really are close to reality. Although two completely different simulation programs, viz. MEDICI and BAMBI, were used, same models in the programs gave equal and reliable results.

This paper also shows that the optical FCA method is beneficial for the analysis of the steady-state conditions as well as of transient processes in power devices. Moreover, the FCA method is shown to be well calibrated.

When measuring the current as a function of time, it is possible to sample more often than every 80 ns as in Fig. 10. Tests have been made with a sampling interval of 10 ns, and the result was only a small change in the charge (less than 5%). On the other hand, the shorter the sampling interval chosen, the less of the whole current pulse cycle can be sampled. (It is necessary to measure the zero level before the forward current pulse, so that possible offset errors can be adjusted. You also must let the diode go into steady-state before it can be reversed. Then you must wait for the reverse current to decrease to as close to zero as possible.) Hence, the choice of the sampling interval and the sampling frequency has to be optimized.

There is, however, a small disagreement between measurements and simulations in the reverse-recovered charge for the highest current level. The simulations give a slightly higher value than the measurements. This trend has been observed in several experiments, and the explanation may lie in the value of the ambipolar Auger coefficient in the simulation program. A higher Auger coefficient than the used 16.6 \times 10^{-3} \text{ cm}^6 /\text{s} [20] would decrease the reverse-recovered charge at higher injections, since it would decrease the effective lifetime earlier, i.e. at lower injection levels, and thus decrease the stored charge. An Auger coefficient of 17.7 \times 10^{-3} \text{ cm}^6 /\text{s} as proposed by [6] has been tested, but the change in recovered charge was only marginal. Hence, a higher Auger coefficient probably will not eliminate the disagreement solely. It is, however, interesting to study the influence of the Auger coefficient on this behaviour in the future.
ACKNOWLEDGEMENTS

This work was carried out at the Scanner Lab. Electronics Department, Institute of Technology, Uppsala University. The support of AAB Corporate Research AB with some equipment and sample processing is gratefully acknowledged. Special thanks to Dr. Ulf Lindefelt at ABB, and Dr. Mietek Bakowski at the Swedish Institute of Microelectronics. Thanks for the valuable discussions concerning the simulation to Mr. Kenneth Nordgen. Prof. Kálmán Tarnay's remarks on the manuscript are kindly acknowledged. Prof. Sören Berg, head of the Electronics Department, has also supported us in all possible ways.

This work has been supported by a joint project of the Swedish Board for Technical Development (NUTEK) and ABB Corporate Research AB. Apple Computer AB has also supported the work.

REFERENCES

[1] K. Tarnay: “The program pn-junction, version 1 for computer analysis of semiconductor junctions, in one dimension” Uppsala University, Institute of Technology reports, UPTEC 74 78 R 1974.


P. Jonsson received his M.Sc. degree in engineering physics, electronics, in 1992 at Uppsala University. He is now a graduate student working with power semiconductor measurements at the Scanner Lab, Electronics Department, Institute of Technology at Uppsala University, under the supervision of Dr. Edvard Nordlander.

M. Isberg received his M.Sc. in electrical engineering in 1973, at University of Örebro, Sweden. Since 1988, Mr. Isberg has been working as teacher in electronics at University College in Falun/Borlänge, and since 1990 he has also been working with research in semiconductor physics and simulations, in the Scanner Lab, Electronics department, Institute of Technology at Uppsala University, under the supervision of Prof. Masszi.

F. Masszi received the M.Sc. degree in electrical engineering and the Dr.techn. degree in semiconductor electronics from the Budapest Technical University in 1976 and 1979, respectively. Since 1984, he has been with the Electronics Department at the Institute of Technology, Uppsala University, now as Assistant Professor. His interests are in physical modelling of semiconductor devices and he is responsible for the computer simulation group in the Scanner Lab. He is member of the IEEE.

M. Rosling photo and biography were not available at the time of publication.

F. Vojdani received the B.S. degree in physics from Pahlavi University (Shiraz, Iran) in 1971 and the Ph.D. degree in Physics from Stockholm University in 1982. From 1983 to 1990 he was with ASEA (now ABB) company where he worked on development of high power thyristors. In 1989 he joined Mälardalens University College where he is currently researching on high power semiconductor devices.

E. Nordlander graduated with a B.Sc. in Physics in 1978 at Uppsala University, and since then has been working with research in semiconductor physics. In 1985, he received his Ph.D. in Electronics at the Scanner Lab. Since 1985 Dr. Nordlander keeps a position as Ass. Prof. in Electronics at Gävle/Sandviken University College, and he is also the group manager of Scanner Lab at Uppsala University. Further on, he is member of the IEEE.

H. Bleichner received his M.Sc. in electrical engineering in 1985 and Ph.D. in electronics in 1991, at the University of Uppsala, Sweden. He has been working in research of semiconductor physics since then.
EVALUATION AND INTERPRETATION
3D MONTE CARLO SIMULATION RESULTS
OF SUBMICRON MOS TRANSISTORS

K. TARNAY, A. POPPE, T. KOCSIS
DEPT ELECTRON DEVICES
TECHNICAL UNIVERSITY OF BUDAPEST
H-1521 BUDAPEST HUNGARY

F. MASSZI
SCANNER LAB, ELECTRONICS DEPT.
INSTITUTE OF TECHNOLOGY
UPPSALA UNIVERSITY
P.O.B. 534, S-751 21 UPPSALA, SWEDEN

Using Monte Carlo simulation for examining the behaviour of submicron MOS transistors, the results are rather the properties of each individual carrier (such as position, velocity, wave vector, carrier energy, time instant of a scattering event etc.), and not the mostly averaged quantities used in the classical semiconductor physics, determined by using statistical considerations (such as carrier concentrations, mobility of carriers, current densities etc.). This paper gives a brief description of the tools which convert the results evaluated by the MicroMOS 3 dimensional semiconductor device simulation program to the theory of the classical semiconductor device theory.

1. INTRODUCTION

Assuming a silicon MOS structure with a gate area of 0.25x0.25 µm² and a doping density of 1.0x10²³ m⁻³, the number of ionized impurities in the depletion layer under the gate is about 10³. The number of carriers in the inversion layer is the same order of magnitude. The relatively small number of carriers and the increasing computing power of the up-to-date supercomputers suggest the development of such a 3-dimensional Monte Carlo simulator program for studying the MOS transistor behaviour, where the trajectories of each carrier are individually followed both in the real space and in k-space (wave vector space).

Using Monte Carlo simulation for examining the behaviour of submicron MOS transistors, the results are the properties and conditions of each individual carrier (such as carrier position, carrier velocity, carrier wavevector, carrier energy, time instant of a scattering event, etc.). The quantities used in classical semiconductor device theory (such as carrier concentrations, mobility of carriers, current densities etc.) are time- and space averages of the quantities determined by the Monte Carlo simulation method by using various statistical considerations.

The development of a molecular dynamics Monte Carlo simulator represents two different kinds of tasks:

- The development of the first principle based simulator itself.
- The development of the tools to interpret the results of the Monte Carlo simulation in terms of the classical semiconductor device physics. This gives the possibility to compare the results to experimental data or to the results given by classical semiconductor device simulators. These tools can be used to apply Monte Carlo simulation results to optimal parameter determination for classical semiconductor device simulators.

Since the computer time requirement of a 3D Monte Carlo semiconductor device simulator is about 10³ times larger than that of the classical simulators, it is very important to transfer the results as soon as possible to the models used in classical simulators.

This paper discusses the second task: how to interpret the results of the Monte Carlo simulator in terms of the classical semiconductor physics.

Tools are also required for testing the simulation results to determine whether a matured, stationary state is reached or not yet.

2. PRINCIPLE OF SIMULATION

The operation of the MicroMOS 3D semiconductor device simulation program is based on the molecular dynamics Monte Carlo method [1]. The channel region, together with a limited part of the source, drain and neutral bulk regions is simulated by the Monte Carlo method. On the boundaries of the last three regions charge neutrality is forced. Other parts of the device, outside of these regions, are taken into consideration by boundary conditions arising from the classical semiconductor device theory [2], [3]. Fig. 1 shows the simulated structure.

For describing the carrier — band structure interaction (i.e. the dispersion relation of carriers) the effective mass concept is used.

The realistic description of the carrier dynamics is the most important question for a Monte Carlo simulation. The concepts used in MicroMOS are the followings:

- In the real space the carrier dynamics is described by field — carrier interactions based on the Newtonian laws. In Newton's laws only the electrostatic forces are taken into consideration. Forces arising from the magnetic
field have been neglected (although this is a usual assumption in semiconductor physics, its application is not obvious for carrier — carrier interactions in low field regions). For electrons, an anisotropic effective mass tensor is used assuming six ellipsoidal constant energy surfaces in the k-space (wave vector space). Fig. 2. shows the six constant energy ellipsoids of electrons in the k-space.

The two warped hole energy surfaces (heavy and light holes) are approximated by two spherical constant energy surfaces yielding two different scalar effective masses. The split-off holes are not taken into consideration.

In the momentum space (i.e. the wave-vector space) the carrier dynamics is characterized by the carrier — phonon (lattice vibration) interactions. In the present version of the simulation program a simple principle, based on thermodynamics, has been used for describing the intervalley scatterings (each electron corresponds to that ellipsoid, in which it has minimal energy). In a next version of the MicroMOS program a real phonon dispersion relation will be used to describe the carrier — phonon interactions.

At present, in the MicroMOS simulation program the surface quantization is not taken into consideration. These effects will be included in the next versions.

3. COMPARISON OF THE RESULTS OF CLASSICAL SEMICONDUCTOR DEVICE SIMULATION AND MONTE CARLO SIMULATION

As mentioned in the introduction, the classical semiconductor device simulators, based on the drift — diffusion equations or on the hydrodynamic semiconductor equations and the molecular dynamics Monte Carlo method results in different kinds of physical quantities.

We focus our attention only to the d.c. simulation because the computing speed of today’s supercomputers is still too slow for transient simulations. If we speak about transient conditions, this is used in the sense, that the Monte Carlo simulation has not yet reached a maturated, stationary state.

Important, to note, that for a short time interval, the circumstances are chaotic in the system, for the quantities used in the classical semiconductor physics. Only a time average (for a time period long enough) can give an acceptable result for the concentration distributions, current densities or currents etc.

3.1. Quantities determined by classical semiconductor device simulators

The solution algorithms of the classical semiconductor device simulators use only three variables for the d.c. simulation. During the simulation, these are determined for each elementary volume. These variables usually are

- the electron concentration \( n(x_i, y_i, z_i) \),
- the hole concentration \( p(x_i, y_i, z_i) \),
- the potential (e.g. electrostatic potential) \( \psi(x_i, y_i, z_i) \).

Other sets of variables can be used, but applying the methods of basic semiconductor physics, these can easily be converted into the above mentioned variables.

During the simulation various secondary quantities are also obtained, such as

- electron mobilities \( \mu_n(x_i, y_i, z_i) \),
- hole mobilities \( \mu_p(x_i, y_i, z_i) \),
- generation — recombination rates of the carriers
- electron quasi-Fermi levels \( \Phi_n(x_i, y_i, z_i) \),
- hole quasi-Fermi levels \( \Phi_p(x_i, y_i, z_i) \),
- electron current densities \( j_n(x_i, y_i, z_i) \),
- hole current densities \( j_p(x_i, y_i, z_i) \),
- the components of the electric field vector \( E(x_i, y_i, z_i) \), given by the negative gradient of the electrostatic potential,
- electron currents of the electrodes, given by the integrals of electron current densities perpendicular to the surface of the given electrode,
- hole currents of the electrodes, given by the integrals of hole current densities perpendicular to the surface of the given electrode,
- etc.
3.2. Quantities determined by the Monte Carlo simulation

The Monte Carlo simulation program gives the following results for each simulation time instant:
- The position coordinates of each individual carrier. Fig. 3 shows the carrier distribution in the simulated structure;
- The velocity vector (or wave vector) components of each individual carrier;
- The k-space coordinates and the ellipsoid or sphere, to which the carrier corresponds at the given simulation time instant;
- A list of scattering events;
- A list of carriers entering/leaving the structure;
- The potential (in case of the MicroMOS simulation program, the potential components arising from dopant ions, electrons, holes, charged interface states and from external voltages) on a 3-dimensional grid. All potential components are separately known.

4. INTERPRETATION OF MONTE CARLO SIMULATION RESULTS IN TERMS OF CLASSICAL SEMICONDUCTOR DEVICE PHYSICS

Since the Monte Carlo simulation program gives the dynamics and of the behaviour of each individual carrier, while classical semiconductor device simulation methods use the terms of classical semiconductor device theory — based on some statistical considerations — it is necessary to interpret the Monte Carlo simulation results in terms of classical semiconductor device theory.

The carrier concentrations are defined as the time average of the number of carriers in a unit volume. Let \( N(x, y, z, t) \) be the number of carriers (electrons or holes) in an elementary volume at the position coordinates \( x, y, z \)

\[
\Delta V(x, y, z) = \Delta x \cdot \Delta y \cdot \Delta z
\]

and at the time instant \( t \).

The concentration of electrons or holes is given by

\[
n, p = \frac{1}{T} \int_0^T N(x, y, z, t) dt \quad \Delta V(x, y, z)
\]

The time interval \( T \) should be large enough to reach a stationary (matured) state. The required time interval \( T \) can be determined by a regression analysis of \( N(x, y, z, t) \). If the average is stationary (i.e. the slope of the regression line for a time interval \( T \) is zero or small enough), \( T \) can be accepted, otherwise more simulation steps are necessary. Fig. 4 shows the instantaneous distribution of the electron concentration along the \( x \)-axis vs. time.

The scattering rates can be evaluated by using the number of scattering events observed during one simulation step, divided by the time increment \( \Delta t \) between the simulation steps. If \( N_i \) i-type scatterings happened, the scattering rate for the i-type scattering is given by

\[
S_i = \frac{N_i}{\Delta t}
\]

The mobility of carriers is related to the scattering rates as

\[
\mu = \frac{q}{m} \sum_i \frac{1}{s_i}
\]

In Eq.(4) it is assumed that the scattering rates \( s_i \) for the various types of scattering are independent from each other (i.e. the Mathiessen's rule is applied).

The study of the weight and importance of the various scattering mechanisms gives possibility to optimal parameter extraction mobility models for classical semiconductor device simulation programs.

The current density is given by the charge flux on a unit surface. The charge flux can be determined by counting those carriers, which are entering into, or leaving from the examined elementary volume during the simulation step. By counting these particles, each carrier moving in the positive direction increments the number of carriers crossing the examined surface \( \Delta A \) by one, while a carrier moving in the negative direction decrements it by one. For example, for an elementary surface \( \Delta A \) being perpendicular to the \( x \)-direction, the \( x \)-component of the current density is given by

\[
j_x(x, y, z, t) = \pm \frac{q}{\Delta t \cdot \Delta A} \cdot N
\]

The + sign is valid for the hole current density, while the − sign for the electron current density.
This concept can also be applied to calculate the drain current, by counting the electrons passing through the channel-drain metallurgical junction.

Fig. 5 shows the drain current arising from the electrons passing through the channel-drain metallurgical junction, averaged for 0.3 ps. Caused by the heuristic approach of the initial carrier distribution a large transient can be shown. The fluctuation is also quite large in the maturated state. From the fluctuation the noise current of the device can be simply calculated.

Initial transient

Quasi maturated state

\[ J_b(t) = 40 \mu A \]

\[ t \]

\[ 0 \]

\[ 60 \]

\[ 40 \]

\[ 20 \]

\[ 0 \]

\[ I_b(t) \]

\[ \frac{q \cdot \Sigma v_x}{\Delta x} \]

\[ i_x(x, t) = \frac{1}{T} \int_0^T i_x(x, t) dt \] (7)

Fig. 5. The instantaneous drain current vs. time

Fig. 6. The instantaneous electron current along the x-axis vs. time

An important application of Eq.(8) is the test, whether the maturated (nontransient) state has already been reached or not yet. If the situation is still in the transient phase, the x-component of the electron current strongly varies along the channel. For a stationary situation, the time average of the current must satisfy the Kirchhoff law of current continuity: for all x-coordinates, the time average of the current’s x component should be equal. By evaluating the distribution function of the current along the x-axis, information can be obtained whether the simulation is still in the transient state or it is already maturated. For a maturated situation, the distribution function is a step function.

It is relatively easy to evaluate the various potential components in the structure, because their values can be easily calculated on a 3D grid. This is similar to the classical simulation methods. The only difference is, that in our case all components (the potential arising from dopant ions, electrons, holes, charged Si/SiO\(_2\) interface states and the potentials arising from the external voltages) are independently known.

Fig. 7 shows the potential components.

- arising from the charges in the active region (dopant ions, charged interface states, electrons and holes);
- arising from the external voltages (i.e. from boundary conditions), and
- the resulting potential distribution

As expected, the potential distributions are not so smooth, as given by the classical semiconductor device simulator. Smooth distributions can be reached by time averaging the results over a larger number of simulation steps.
5. SPECIAL RESULTS OF THE MONTE CARLO SIMULATION

The Monte Carlo simulation method also gives some results being not directly used the classical semiconductor device theory. However, these results represents, important aspects for the understanding of the processes playing an important role in the operation of the semiconductor device.

5.1. Velocity distribution

An interesting result of the Monte Carlo simulation is, that it determines the velocity distribution of the carriers in the simulated structure as well. Fig. 8 shows the electron velocity distribution in the velocity space for the electrons corresponding to each ellipsoids, and the resulting velocity distribution, seen from the y-direction.

The figure shows that the first momentum (the center of weight) of the velocity for the electrons corresponding to the \( \langle 010 \rangle \), \( \langle 00\bar{1} \rangle \), \( \langle 010 \rangle \) and \( \langle \bar{1}00 \rangle \) valleys is shifted in the positive \( x \) direction. These electrons contribute significantly to the current, as expected from theory.
5.2. k-space (wave vector) distribution

Since it is known, which electron corresponds to which ellipsoid and which hole is light or heavy, their k-vectors can be calculated from the carrier velocities. In this way, the role of various ellipsoids or spheres in the transport can be examined. Fig. 9 shows the electron wave vector distribution in the k-space for the electrons corresponding to each ellipsoids.

![Axonometric view of the k-vector distribution of electrons corresponding to various ellipsoids in the k-space](image)

5.3. Energy distribution of carriers

The results of the Monte Carlo simulation gives the possibility to determine the energy distribution of the carriers. Fig. 10 shows the electron energy distribution in the inversion channel, and the energy of carriers as a function of the time spent in the structure.

![The energy distribution of electrons](image)

It is interesting to observe the exponential distribution of the electron energies, proving that the simulation results satisfies the Maxwell–Boltzmann distribution law (which is never used during the simulation).

6. TOOLS FOR TESTING THE STATE OF THE SIMULATION

Several tools are necessary to test the state of simulation, whether the matured, stationary state has been reached or not get.

6.1. The number of carriers

As mentioned earlier, at the start of the simulation it is very difficult to estimate the number of electrons and holes residing in the structure, as well as their position. One of the most essential test for the matured state is [4] that the number of electrons and holes is stationary (i.e. in subsequent simulation steps fluctuate around a constant value), or have a decreasing or increasing trend. Fig. 11 shows the number of carriers vs. simulation steps.

![The number of carriers vs. time](image)

6.2. The age distribution of carriers

Since at the start of the simulation a heuristic initial carrier distribution is injected into the structure, it is a realistic assumption, that the matured situation can be reached only after these initial carriers depart the channel region. For testing the simulation state, the density function and distribution function can be applied. The normalized discrete density function (spectrum) for a variable y at the i-th x interval is given as

\[
f(x_i) = \frac{y(x_i \leq x \leq x_i + \Delta x)}{\sum_i y_i}
\]
and the distribution function (cumulated distribution function)

\[ P(x_i) = \sum_{j=1}^{i} f(x_j) \]  

(10)

Evaluating density and distribution functions for the time spent in the structure, we get some information about the simulation state. Fig. 12 shows the time average for the time spent in the structure (spatial distribution, density and distribution functions).

![Fig. 12. The time spent in the structure at various stages of the simulation (electrons) a) averaged spatial distribution; b) density function; c) distribution function.](image)

6.3. The current distribution function

An imported information can be obtained from the density and distribution functions of the time average of the current flowing along the channel (i.e. \( x \) direction), calculated according the Eq.(6). In an ideal case (assuming that the gate, bulk and displacement currents are negligible), the Kirchhoff's current conservation law must be satisfied, i.e. it should be a constant current for each \( x \) position. For this case the density function is a Dirac — delta function and the distribution function is a step — function. The spatial distribution of the time average, together with the density and distribution functions for the \( x \)-component of the electron current are shown Fig. 13.

![Fig. 13. The conduction current along the \( x \)-axis a) averaged spatial distribution; b) density function; c) distribution function.](image)

6.4. The shot-noise as a quantity for estimation averaging time interval

In order to get an estimation for the required averaging time interval for the current, calculated from the electrons passing through the channel — drain junction, the following method can be used:

The Schottky theorem for electronic noise [5] gives for the drain current rms shot-noise the

\[ \overline{I_D^2} = 2qI_D\Delta f \]  

(11)

value. The drain current rms shot noise for a bandwidth of \( \Delta f = 1/\Delta \tau \) is given by

\[ \sqrt{\frac{\overline{I_D^2}}{I_D}} = \sqrt{2}\sqrt{\frac{q}{I_D\Delta \tau}} \]  

(12)

The noise, given by the simulation, can be calculated by linear regression of the function of electrons passing through the channel-drain junction vs. time. Fig. 14 compares the theoretical and simulated rms noise drain currents, related to unit bandwidth, as a function of frequency. As excepted, the drain current rms noise is a little higher, as the pure shot-noise (according our experiences, about \( \alpha = 1.5 \) times higher).
Fig. 14. Shot noise of the drain current

In this way for the estimation of the required time averaging interval a theory based criteria can be given. The required time averaging interval (using the Eq. 12 with an enhancement factor $\alpha$) is given by

$$\Delta \tau = \frac{2\alpha^2}{I_D^2} \left( \frac{I_D^2}{I_D^2} \right)$$

(13)

Based on Eq. 13, Fig. 15 shows the time averaging interval vs. current for a drain current uncertainty of 5% (with $\alpha = 1.5$). As seen from the figure, if the current is less than 10 $\mu$A, the duration of the required time averaging interval $\Delta \tau$ grows over 20 ps. Since the elementary time step $\Delta t$ of simulation — in order to follow the real carrier trajectories, — must be less, then 0.02 ps, this requires more than 1000 simulation steps and results in an extremely long CPU time (for Alpha chip Series 5000 DEC work stations over 400 hours). Important to note, that in case of lower currents, the number of electrons is smaller. Since the time requirement of a simulation step depends quadratically from the number of point charges in the structure, the time of simulation steps decreases. Therefore the above simulation time increment is overestimated.

REFERENCES


Kálmán Tarnay graduated at the Faculty of Electrical Engineering of Technical University of Budapest in 1952, receiving the Diploma of Engineering. He received his Dr. techn. degree in 1961 with his thesis concerning with the theory of tunnel diodes. In 1966 he received the degree of "Candidate of Technical Sciences" with his thesis about the transient behavior of field effect devices. In 1983 he received the "Doctor of Technical Science" degree of the Hungarian Academy of Sciences. Since 1952 he has been dealing with research and education in connection with electronic measurements, theory, modelling and computer simulation of electron devices. He is full professor at the Dept. of Electron Devices, Technical University of Budapest. Between 1977 and 1990 he acted as head of department. He has published more than 140 papers, he is the author or co-author of many university textbooks, lecture notes and 9 scientific books. He developed in the second half of the sixties one of the first network analysis programs called TRANZIRAN.

András Poppe received the M.Sc. degree from the Faculty of Electrical Engineering, Technical University of Budapest, in 1986. From 1986 he worked for three years at the Department of Electron Devices, TU Budapest under the leadership of Prof. Dr. Vladimir Székely as a sponsored student of the Hungarian Academy of Sciences. In 1989 he worked for a year for the team of Prof. Osterlink, at the Catholic University of Leuven, Belgium. Since 1990 he is an assistant lecturer at the Department of Electron Devices, TU Budapest. His current research interest is the CAD modelling and simulation of semiconductor devices, particularly of MOS devices.

Tamás Kocsis was educated at the Faculty of Electrical Engineering, Technical University of Budapest. He worked for his M.Sc. degree at the Institute for Microelectronics, TU Vienna, and received the M.Sc. degree from TU Budapest in June 1990. He has been working, since September of 1990, towards his Ph.D. degree at the Department of Electron Devices, TU Budapest as a sponsored student of the Hungarian Academy of Sciences. His supervisor is Prof. Tarnay who is the head of the MicroMOS developer team. His special field of interest is the 3D Monte Carlo simulation of MOS structures.

Ferenc Masszi received the M.Sc. degree in electrical engineering and the Dr. Techn. degree in semiconductor electronics from the Budapest Technical University in 1976 and 1979, respectively. Since 1984, he has been with the Electronics Department at the Institute of Technology, Uppsala University, now as Assistant Professor. His interests are in physical modelling of semiconductor devices and he is responsible for the computer simulation group in the Scanner Lab. He is member of the IEEE.

Tamás Kocsis was educated at the Faculty of Electrical Engineering, Technical University of Budapest. He worked for his M.Sc. degree at the Institute for Microelectronics, TU Vienna, and received the M.Sc. degree from TU Budapest in June 1990. He has been working, since September of 1990, towards his Ph.D. degree at the Department of Electron Devices, TU Budapest as a sponsored student of the Hungarian Academy of Sciences. His supervisor is Prof. Tarnay who is the head of the MicroMOS developer team. His special field of interest is the 3D Monte Carlo simulation of MOS structures.

Ferenc Masszi received the M.Sc. degree in electrical engineering and the Dr. Techn. degree in semiconductor electronics from the Budapest Technical University in 1976 and 1979, respectively. Since 1984, he has been with the Electronics Department at the Institute of Technology, Uppsala University, now as Assistant Professor. His interests are in physical modelling of semiconductor devices and he is responsible for the computer simulation group in the Scanner Lab. He is member of the IEEE.
A modelling procedure is presented for MESFETs with both electrical and optical inputs. First a physical model is introduced for the illuminated MESFET. The actual circuit model with electrical and optical variables is developed from measured $S$-parameters of the device by calculating a set of linear circuit models and by approximating the linear circuit elements with two-variable nonlinear functions.

1. INTRODUCTION

Several models have been developed for microwave MESFETs with large electrical inputs [1-2]. However, for simultaneous electrical and optical excitations [3-4] general MESFET models are not available presently.

In this contribution a modelling procedure is outlined for representing the high-frequency operation of the MESFET with both electrical and optical inputs. The procedure starts with presenting the physical model of illuminated MESFETs. That is followed by $S$-parameter measurements in a wide frequency band and in the range of electrical and optical variables, that are to be covered by the model. Secondly, a set of linear circuit models are developed for the different operation points defined by the electrical and optical variables. At last the set of various circuit element values are approximated by two variable nonlinear functions using curve fitting procedures. The resulting circuit model is suitable for analyzing MESFETs with large electrical and optical inputs.

2. THE PHYSICAL MODEL OF ILLUMINATED MESFETS

The operation of a MESFET device can be described by a simple electrostatic physical model. The structure of the device is presented in Fig. 1. On the semiinsulating substrate a semiconducting epitaxial layer is grown. The drain ($D$) and source ($S$) electrodes have ohmic contacts to the epitaxial layer. However, at the gate ($G$) a metal-semiconductor junction is established and because of its potential barrier a depletion layer is created below the gate.

Applying the appropriate illumination the light is absorbed in the vicinity of the depletion layers. Thus charge carriers will be generated in both depletion layers reducing their thickness. Charge carriers will also be generated in the epitaxial layer and in the substrate increasing the conductivity. The increased conductivity of the epitaxial layer makes no significant change because the conductivity of this layer is high enough in the dark case as well. However, there is a remarkable change in the substrate due to the illumination because the originally semiinsulating material becomes semiconducting and thus current can flow in the substrate, too.
The illumination makes changes in the elements of the equivalent circuit based on the beforegoing physical effects. As the thickness of the depletion layer is decreased the capacitances and the drain-source current are increased. The latter is enhanced due to another effect as well, namely the originally insulating substrate becomes conductive due to the photon absorption, and thus current will flow through it between the drain and source.

Consequently, all elements of the equivalent circuit describing the inner part of the device are dependent on the illumination. This dependence will be investigated based on measurements of the scattering parameters carried out in a wide frequency range at several biasing voltages.

3. S-PARAMETER MEASUREMENTS

In the following we investigate the HP MESFET type HFET 1101. The S-parameter measurements were carried out by using the HP Network Analyzer type HP 8409/A. Optical illumination was provided by a laser equipment with 780 nm wavelength.

Representative $S_{21}$ parameters are shown in Fig. 2 in the frequency range 2 – 10 GHz for the operating point $U_G = -1.5 \, V$, $U_D = 4 \, V$ with 0 µW and 600 µW illuminating powers. In the illuminated case an approximately 2 dB increase was obtained in the $S_{21}$ parameter, which decreased at higher frequencies. Considerable changes were observed in the reflection parameters $S_{11}$ and $S_{22}$ also.

To develop a two variable circuit model for the MESFET in the gate voltage range $U_G = (-2 \, V, \, 0 \, V)$ and the optical power range (0 µW, 600 µW) S-parameters of the device have been measured at 10 different value-pairs of the electrical and optical variables as illustrated in Fig. 3. Using the measured S-parameter values linear circuit models, comprising 14 circuit elements have been determined in all 10 operating points by a circuit optimization program.

4. EQUIVALENT CIRCUIT

The circuit model for the MESFET is given in Fig. 4. The measured S-parameters have been approximated by a modelling routine. From several runs of this program it has been observed that the set of S-parameters can be represented accurately with a circuit model having 4 elements depending on the operating point variables and 10 elements being independent of the electro-optical variables. The variation of the gate voltage and the optical intensity produced considerable changes in the circuit elements $G_m$, $G_g$, $G_d$, $C_g$. On the other hand the parameters $R_g$, $L_g$, $R_s$, $L_s$, $R_d$, $L_d$, $C_d$, $T$, $R_1$, $C_r$ have not been changed significantly.

The optical intensity dependence was approximated at the gate voltage $U_G = -1.5 \, V$. The measured values are given in Table 1.

<table>
<thead>
<tr>
<th>$I$, µW</th>
<th>0</th>
<th>30</th>
<th>120</th>
<th>600</th>
</tr>
</thead>
<tbody>
<tr>
<td>$G_m$, mS</td>
<td>18,7</td>
<td>24,0</td>
<td>25,1</td>
<td>27,4</td>
</tr>
<tr>
<td>$G_g$, mS</td>
<td>0,79</td>
<td>0,57</td>
<td>0,48</td>
<td>0,37</td>
</tr>
<tr>
<td>$G_d$, mS</td>
<td>0,77</td>
<td>1,98</td>
<td>2,46</td>
<td>3,08</td>
</tr>
<tr>
<td>$C_g$, pF</td>
<td>0,47</td>
<td>0,48</td>
<td>0,484</td>
<td>0,49</td>
</tr>
</tbody>
</table>

The admittance-intensity characteristics are shown in Fig. 5. It was found that a logarithmic curve could be fitted to the measured points in the form:

$$ Y = A + B \log(1 + I/I_R) $$

with the reference power $I_R = 1 \, \mu W$. The coefficients $A$ and $B$ are summarized in Table 2.

<table>
<thead>
<tr>
<th>$G_m$, mS</th>
<th>$G_g$, mS</th>
<th>$G_d$, mS</th>
<th>$C_g$, pF</th>
</tr>
</thead>
<tbody>
<tr>
<td>$A$</td>
<td>18,7</td>
<td>0,79</td>
<td>0,77</td>
</tr>
<tr>
<td>$B$</td>
<td>3,13</td>
<td>-0,15</td>
<td>0,83</td>
</tr>
</tbody>
</table>
Next the gate voltage dependence of the measured parameters was approximated. The measurements have shown gate voltage dependence of the input and the transfer admittances. The voltage dependent circuit element values for $I = 0 \mu W$ and $I = 600 \mu W$ are given in Table 3 and Table 4, respectively.

### Table 3. Gate voltage dependence with $I = 0 \mu W$

<table>
<thead>
<tr>
<th>$U_G$, V</th>
<th>$G_m$, mS</th>
<th>$G_g$, mS</th>
<th>$C_g$, pF</th>
</tr>
</thead>
<tbody>
<tr>
<td>-1.8</td>
<td>12.9</td>
<td>0.65</td>
<td>0.42</td>
</tr>
<tr>
<td>-1.5</td>
<td>18.7</td>
<td>0.79</td>
<td>0.47</td>
</tr>
<tr>
<td>-1.0</td>
<td>23.3</td>
<td>0.88</td>
<td>0.51</td>
</tr>
<tr>
<td>-0.5</td>
<td>27.8</td>
<td>1.0</td>
<td>0.56</td>
</tr>
</tbody>
</table>

### Table 4. Gate voltage dependence with $I = 600 \mu W$

<table>
<thead>
<tr>
<th>$U_G$, V</th>
<th>$G_m$, mS</th>
<th>$G_g$, mS</th>
<th>$C_g$, pF</th>
</tr>
</thead>
<tbody>
<tr>
<td>-1.8</td>
<td>23.5</td>
<td>0.14</td>
<td>0.44</td>
</tr>
<tr>
<td>-1.5</td>
<td>27.4</td>
<td>0.37</td>
<td>0.49</td>
</tr>
<tr>
<td>-1.0</td>
<td>29.6</td>
<td>0.58</td>
<td>0.53</td>
</tr>
<tr>
<td>-0.5</td>
<td>30.2</td>
<td>0.72</td>
<td>0.59</td>
</tr>
</tbody>
</table>

The admittance-voltage characteristics are shown in Fig. 6.

The following functional form produced a good approximation for the element characteristics:

$$Y = [A_1 + A_2 U_G + A_3 U_G^2] + [B_1 + B_2 U_G + B_3 U_G^2] \log [1 + I/I_R]$$  \hspace{1cm} (1)

The A and B coefficients of the nonlinear characteristics are given in Table 5 and Table 6, respectively.

### Table 5. A coefficients

<table>
<thead>
<tr>
<th>$G_m$, mS</th>
<th>$G_g$, mS</th>
<th>$C_g$, pF</th>
</tr>
</thead>
<tbody>
<tr>
<td>29.1 mS</td>
<td>1.05 mS</td>
<td>0.59 pF</td>
</tr>
<tr>
<td>0.75 mSV$^{-1}$</td>
<td>0.065 mSV$^{-1}$</td>
<td>0.05 pFV$^{-1}$</td>
</tr>
<tr>
<td>-4.47 mSV$^{-2}$</td>
<td>-0.082 mSV$^{-2}$</td>
<td>0.02 pFV$^{-2}$</td>
</tr>
</tbody>
</table>

### Table 6. B coefficients

<table>
<thead>
<tr>
<th>$G_m$, mS</th>
<th>$G_g$, mS</th>
<th>$C_g$, pF</th>
</tr>
</thead>
<tbody>
<tr>
<td>-0.64 mS</td>
<td>-0.12 mS</td>
<td>0.014 pF</td>
</tr>
<tr>
<td>-3.31 mSV$^{-1}$</td>
<td>-0.064 mSV$^{-1}$</td>
<td>0.013 pFV$^{-1}$</td>
</tr>
<tr>
<td>-0.48 mSV$^{-2}$</td>
<td>-0.057 mSV$^{-2}$</td>
<td>0.0036 pFV$^{-2}$</td>
</tr>
</tbody>
</table>

The circuit elements found to be independent of the gate voltage and the optical intensity are as follows: $T = 14, 5 ps, R_i = 0, 14 ohm, C_r = 0, 05 pF, C_d = 0, 18 pF, R_s = 0, 11 ohm, R_g = 1, 24 ohm, R_d = 0, 8 ohm, L_s = 0, 24 nH, L_g = 1, 3 nH, L_d = 1, 1 nH.

### 5. MESFET MODEL

The high-frequency operation of the MESFET has been represented by the conventional circuit topology where

Fig. 5. Admittances vs. optical power

Fig. 6. Admittances vs. gate voltage
some of the equivalent circuit elements are given by two variable functions as in Eq. (1). The remaining circuit elements are considered as independent of the operating point variables. The model is suitable for performing analysis of circuits comprising the MESFET device with optical illumination.

6. ILLUSTRATIVE EXAMPLE

We use the MESFET model for calculating the gain and distortion of an amplifier stage with HFET 1101. The gain of a tuned MESFET stage operating between source and load impedances $R_S = R_L = 50 \, \text{ohm}$ is given by:

$$A = \frac{R_L G_m(U_G, I)}{[1 + R_S G_d(U_G, I)][1 + R_L G_d(U_G, I)]} \tag{2}$$

The third order distortion measure $D_3$ can be expressed by the admittance function coefficients. For a polynomial admittance function:

$$G_i = G_{i1} + G_{i2} U_G + G_{i3} U_G^2 \tag{3}$$

$$i = m, g, d$$

REFERENCES


Table 7. Gain and distortion parameters

<table>
<thead>
<tr>
<th>Operating point</th>
<th>Gain</th>
<th>Distortion</th>
</tr>
</thead>
<tbody>
<tr>
<td>$(-1.5 , \text{V}, 0 , \mu\text{W})$</td>
<td>$1.6 , \text{dB}$</td>
<td>$-42 , \text{dBm}$</td>
</tr>
<tr>
<td>$(-1.5 , \text{V}, 600 , \mu\text{W})$</td>
<td>$1.2 , \text{dB}$</td>
<td>$-48 , \text{dBm}$</td>
</tr>
<tr>
<td>$(-1 , \text{V}, 0 , \mu\text{W})$</td>
<td>$0.8 , \text{dB}$</td>
<td>$-49 , \text{dBm}$</td>
</tr>
<tr>
<td>$(-1 , \text{V}, 600 , \mu\text{W})$</td>
<td>$2.0 , \text{dB}$</td>
<td>$-51 , \text{dBm}$</td>
</tr>
</tbody>
</table>

It can be seen that both the gain and the distortion are effected by the illumination. The effect is more pronounced for more negative gate voltages, however, in this case the gain is smaller and the distortion is somewhat larger.


Tibor Berceli received the Dipl. Ing. degree in electrical engineering at the Technical University of Budapest in 1951. From the Hungarian Academy of Sciences he received the Candidate of Technical Sciences degree in 1955, and the Doctor of Technical Science degree in 1965. He joined the TKI, Research Institute of Telecommunication, Budapest, in 1951. Since that time he has done research in the field of microwave active circuits. He investigated oscillators, amplifiers, parametric circuits, up — and down converters, injection locked oscillators, etc. His present field of interest is the optical-microwave interaction. Since 1962 he has been a Professor of Electrical Engineering. Dr. Berceli is the author of 87 papers and six books published in English. He was a Visiting Professor at the Polytechnic Institute of Brooklyn in 1964, at the University College London in 1986, at the Drexel University in Philadelphia in 1988-89, and at the Technical University of Hamburg-Harburg, Germany in 1991.

Andras Baranyi graduated in electrical engineering from the Technical University of Budapest in 1960. He received the Candidate of Technical Sciences degree from the Hungarian Academy of Sciences in 1976. Since 1960, he has been with the Research Institute for Telecommunications, Budapest. He has worked on circuit design of microwave FM systems, FM distortion analysis and transistor modelling problems. From 1973 to 1976, he was head of a section working on data communication. From 1980 to 1986, he was heading a department developing satellite communication systems. His present interests are in the field of nonlinear circuit modelling and analysis. Dr. Baranyi has given several courses at the Technical University of Budapest, where he is an associate professor. In the academic years of 1970-71 and 1980, he was research visitor at the University of Maryland, College Park and the University of California, Berkeley, respectively. Since 1991, he is editor of the Journal on Communications.

Attila Hilt received the MSc degree in Electrical Engineering at the Technical University of Budapest in 1990. He has been with the Research Institute for telecommunications since 1989. His main interests are microwave circuits, microwave digital radio measurements and optical-microwave interactions.

János Ladvánszky graduated in electrical engineering from the Technical University of Budapest in 1978. He received the Candidate of Science degree in 1988 from the Hungarian Academy of Sciences. He has been with the Research Institute for Telecommunications, Budapest, Hungary since 1978, where he is now a scientific advisor. His main interests are nonlinear circuit theory, microwave measurements, transistor modelling and optical-microwave interactions.
MATERIALS RESEARCH IN HUNGARY

Any survey of a research topic usually generates bad feelings as, by Murphy's law, there are always excellent works even groups which had been left out uninternationally. Therefore, apologies from the reviewer accompanies this survey.

In the last decades, Hungary and Poland had a special relation to the West, which allowed scientists to make use of the consent or neutrality of governments, when scientific contacts were concerned. Thus, a big number of bona fide researchers used the favoured position to build sincere personal relations and to do successful research at the same time.

As relations were more or less randomly organized, the now existing spectrum of research in these two countries became extremely broad, as each scientist tried to carry on his successful topic at home and to keep warm relations with his Western partner. Most Western partners were aware of the importance of these contacts and reacted correspondingly.

As for Hungary, science has flourished relatively well and has received a good acceptance in the West, because a vast majority of the valuable work was properly published. Among many topics, materials science and/or solid state physics have always received a special attention from actual governments as a key to modernization. The choice of a theme has been motivated frequently not by the real need of industry, but by the interest of scientists. Several prototypes have been developed, but only a few have appeared as commercially available products.

Thus, the advent of the renewed political-economic system has found an up-to-date research here, nevertheless with the impression that it may be oversized in comparison with the country's needs. On the contrary, the science community is convinced that besides economists, who should reshape the economy, material scientists are definitely among those, who are also needed for the renewal. At least, the visible existence of both experienced and young engineers, scientists is the only factor, which helps to attract investments into local industry. We must accept that most of the expected investors will retain the highest level research and development in their home locations. However, to run a high-tech production and the corresponding quality control and quality assurance, should establish attractive jobs also for locals.

In the field of semiconductors, there were traditionally three major centers of research. Materials science of silicon based techniques was studied that time in the Central Research Institute for Physics, where the early experience in ion implantation was expected to broaden. It ought to arrive at a stage, where LSI circuits can be produced on a laboratory scale. The early research activity was mostly stopped in the late seventies and a part of the group joined a government financed activity together with two industrial research institutes (Research Institute for Electronics and Research Institute for Telecommunication) and a university chair (Chair for Electronic Devices of the Technical University) to reproduce a microprocessor equivalent to Intel's 8080. The work ended successfully in 1980 and, simultaneously, a medium-scale facility was founded (Work for Microelectronics). This company, however, ended in a full failure of management and organization within half of a decade, burying the whole topic literally under its ashes. Only few research activities survived and remained internationally accepted, like research on ion implantation, on thin films (using ion beam analysis, RBS and other surface characterization tools, like ellipsometry, UPS etc.) and on internal gettering and device modelling [1.1-24]. The level of financing, however, shrank to the average level of basic studies. For the work to produce devices, only one laboratory exists today within KFKI Research Institute for Materials Science, though with grade 10 and 100 laboratories being capable for about 1 µm technology. Here, the work focuses on sensors and on training of students in engineering.

At the A. József University, Szeged, strong groups were on application of lasers to submicron structuring [2.1-4]. Surface physics there [catalysis, 3.1-3] and the Institute for Atomic Physics Technical University Budapest and Surface Physics Group of the Hungarian Acad. Sci., Budapest, and in the Res. Inst. Atomic Phys. “ATOMKI”, Debrecen, are very active and successful [3.4-20].

Another large center for semiconductor research, the Research Institute for Technical Physics, has been concentrating on compound semiconductors long since. As local industries were never interested in devices of this type, the institute developed on its own track continuously and reached fine successes in LEDs and lasers based on their unique liquid phase epitaxy technique. Parallel with this work, also research became internationally known there, like the work on thin films in general and contacts of III-V semiconductors (based mostly on accumulated knowledge in electron microscopy and other surface analysis techniques) [4.1-13]. Another special point of excellence is there on electrical characterization. A small company, Semilab, grew out from there very early. This company is known by its products (DLTS, lifetime tester) on the international market.

For materials science of non-semiconducting materials, the major centers of research were four universities (Roland Eötvös and Technical University in Budapest, the University of Heavy Industry, Miskolc, and the University of Chemistry, Veszprém), the Central Research Institute for Physics (now KFKI institutes), the Research Institute for Technical Physics and three industrial research institutes (two for aluminium and one for iron based materials).

Here several directions can be mentioned: the study of magnetic materials (including crystalline garnet films and amorphous soft magnetic alloys), the investigation of rapidly solidified materials (metallic glasses, quasicrystals,
micro- and nanocrystalline metals), the works of advanced aluminium and iron alloys and on refractory metals related
to local industry. Both theoretical and experimental
studies of defects and modelling of processes in the
aluminim and iron alloys and on refractory metals related
crystalline state are also an outstanding topic. High
meltting point oxide single crystals have been grown by
modified Czochralski method (Laboratory for Crystal
micro- and nanocrystalline metals), the works
[1.3] J. Mizsei: “Surface potential transients of ultra thin SiO 2 Si
[1.4] E. Lorenz, L. Frey, J. Gyulai, H. Ryssel, N. Q. Khanh:
[1.5] C. Dehm, J. Gyulai, H. Ryssel: “Formation and Contact
[1.6] M. Fried, T. Lohner, E. Jaroli, C. Haüjá, J. Gyulai: “Nono-
[1.7] T. Lohner, W. Skorupa, M. Fried, K. Vedam, N. Nguyene,
[1.8] G. Molnár, I. Zólyomi: “Si-Ge heterojunction bipolar
[1.9] G. Molnár, G. E. Kotai, J. Gyulai, L. Guczi:
[1.10] J. Gyulai: “Radiation damage and annealing in ion im-
disorder in intrinsic guttered silicon” Nucl. Instr. Meth.,
mixing enchanced wafer bonding for Silicon-On-Insulator” J.
“Oxidation of Gd thin films on Si structure via grain
boundaries” Surface and Interface Anal. 19, 469, 1992.
“Oxygen precipitation in silicon: correlation of the experi-
mental results obtained with IR spectroscopy, preferential
etching and x-ray topography” Solid-state phenomena 6-7,
null


J. GYULAI
REPORT ON COST TCT/MC CHAIRMEN MEETING

The COST Technical Committee “Telecommunications” (TCT) held in June in Hungary its meeting next in turn, at first in Central Europe, in an ex-socialist country, which indicates the appreciation of the Hungarian activity. The Hungarian member of TCT Professor Zombory, Dean of the Faculty of Electrical Engineering at TU Budapest was the host of the Meeting. The Meeting was organized with the support of the Commission of EC, National Committee for Technological Development (OMFB), the Hungarian Telecommunication Company Limited (MATÁV) and the Antenna Hungarian, Hungarian Radiocommunications Corporation. The scene of Meeting was in the building of OMFB. Invited native experts participated also at the Meeting.

The TCT is an advisory body which directs COST Telecom activity at national level, prepares and reviews proposals for new projects and keeps abreast of progress in running projects. Decisions are taken at level of the COST Committee of Senior Officials where the representatives of the 24 COST countries follow up all COST Activities.

The TCT Meeting involved the Management Committee (MC) Chairmen Meeting also. The running of each project is the responsibility of the project MC who also decides on workplans towards the goals defined in the Memorandum of Understanding (MoU). For each individual COST project, the form of cooperation is defined in a simple international agreement called MoU which is signed by the project participants and constitutes the basic document describing the objectives and nature of the project. The chairman of MC's reported the progress results of their projects at the Meeting. Progress results from COST projects are contained in an Annual Report, a Final Report then details the overall research findings at the termination of the project. Most COST projects aim to promote basic applied scientific and technical research and are in the nature of pre-competitive research. They fall somewhere between fundamental research and development work. However, some COST projects have resulted in the development of new products. The flexibility and openness of the COST forum has been the basis of its success where universities, telecom operators and sometimes, industrial partners have explored new ideas and proposed solutions to specific problems of common interests.

COST Telecommunications is a framework and forum for technical and scientific cooperation between twenty four European countries joining common actions in the Telecommunications field. COST was established on the initiative of the Council of the European Communities by a Ministerial Conference in November 1971 with the aims of strengthening European industrial and scientific competitiveness through cross-border collaborative research project.

The role of COST has expanded since 1989 to include support for cooperation with Central and Eastern European countries. In 1991, a Ministerial Conference in Vienna, Austria opened COST to Czechoslovakia, Hungary, Poland and Iceland. These countries have become full COST members. Later, in February, 1992. Slovenia and Croatia were also approved as members by COST Com-
the Faculty as well, and attendees to the workshop were invited from the whole Technical University of Budapest.

The workshop was preceded by two special courses. One of them was a two day course on “ASIC design and testing with Eurochip tools”, given by the Department of Electron Devices for Faculty members and PhD. students (based on the hardware and software tools and knowledge gained by a former TEMPUS project of the Department of Electronic Devices), the other was a half day course with demonstration, given by the James Martin Associates of Texas Instruments about “CASE tools in Management”. Texas Instruments offered a further half day course as well, this was run parallel with the regular conference events, conducted by the Texas Instrument’s educator, S. Rózsa, about FPCA design.

The opening plenary lecture of the Workshop was delivered by Professor E. Pungor, the President of the National Committee for Technological development. He gave a very interesting presentation about the “Innovation policy of the Hungarian Government”, which was followed by such a vivid discussion, that Prof. Pungor, could hardly leave the spot.

In the mornings tutorial sessions were held, mainly by the representatives of our western partners. It is difficult to choose only some of them, but we definitely have to mention the brilliant lectures of L. Bélady, the world-famous former TUB graduate, the software guru, with the title of “Remarks on the likely future consequences of the convergence of computers, communications and consumer electronics”, and that of B. Courtois — an author of one of the articles in this issue — about the “State of the Art in CAD”. Their lectures gave very interesting pictures of the disciplines where they are among the most famous experts.

About 50 regular workshop presentations from faculty members and students were delivered in the afternoons in the following sessions:
- Engineering Education,
- Computer Aided Engineering,
- Digital Signal Processing,
- Fields and Waves,
- Power Electronics.

It was very good to see the competence of the numerous student presenters, most of their presentations were co-authored by Faculty members. This way members of different departments could get information about the scientific work carried out in other departments, resulting in lively discussions, and hopefully in future collaborations.

Summarizing the effects of the event, besides the immediate effect of gaining useful up-to-date knowledge on the tutorials, I would emphasize this long term effect: learning about each others results and scientific problems can strengthen the links between faculty members of different departments. Since this can positively influence the level of both the education and research on the Faculty, the organizers agreed to repeat the workshop yearly, from now on.

M. KERECSEN-RENCZ
Dept. of Electron Devices
Techn. Univ. of Budapest

ACTIVITIES OF THE IEEE HUNGARY SECTION

Technical programmes organised, sponsored or co-sponsored recently by the IEEE Hungary Section are listed in the followings.

Anyone being interested in the activities of the IEEE (the Institute of Electrical and Electronics Engineers) and/or the IEEE Hungary Section, please, refer to the information published in our January 1992 issue, Vol. XLIII, p.37.

Technical Meetings:
- Image Identification and Restoration (J. Biemond, 16 May 1990)
- Associative Memories via Artificial Neural Networks (A. N. Michel, 22 August 1990)
- Artificial Intelligence and Education — Past, Present and Future (R. A. Aiken, 18 April 1991)
- Last Word in Robot Vision at Present (R. Bajcsy, 29 May 1991)
- Information-Theoretic Asymptotics of Bayes Estimators (A. R. Barron, 1 July 1991)
- Universal Prediction (M. Feder, 3 July 1991)
- Artificial Neural Network and Models of Adaptive Systems (J. Sztitpanovits, 3 July 1991)
- Unified Approach to the Stability and Robust Stability Problems (M. Mansour, 23 September 1991)
- Distribution Estimate Consistent in Total Variation (E. C. Meulien, 2 December 1991)
- Projection of Distribution Estimates in Parametric Families (I. Vajda, 3 December 1991)
- Sensory Information Processing in Electric Fish: Computational Rules and their Neuronal Implementation (W. Heilenberg, 27 February 1992)
- Signal Processing with Nonlinear Lossless Dynamic Systems (J. A. Nosseck, 22 April 1992)
- Fractals in the Twist and Flip Circuit (L. O. Chua, 22 June 1992)
- On the Separating Capability of Cellular Neural Networks (J. Osumma, 11 December 1992)

Chapter Technical Meetings:
- Optical-Microwave Interactions (7 September 1990)
- Topics in Digital Communication (F. Ivanek, 19 November 1990)
- Application of Optical Fibers in the Distribution Network (F. Tosco, 11 April 1991)
- Hough Transform and it’s Use in Digital Image Processing (J. Turan, 30 May 1991)
- Simulation and Design of Nonlinear Microwave Circuits (V. Rizzato, 16 September 1991)
Information for authors

JOURNAL ON COMMUNICATIONS is published monthly, alternately in English and Hungarian. In each issue a significant topic is covered by selected comprehensive papers.

Other contributions may be included in the following sections:

• INDIVIDUAL PAPERS for contributions outside the focus of the issue,
• PRODUCTS-SERVICES for papers on manufactured devices, equipments and software products,
• BUSINESS-RESEARCH-EDUCATION for contributions dealing with economic relations, research and development trends and engineering education,
• NEWS-EVENTS for reports on events related to electronics and communications,
• VIEWS-OPINIONS for comments expressed by readers of the journal.

Manuscripts should be submitted in two copies to the Editor in chief (see inside front cover). Papers should have a length of up to 30 double-spaced typewritten pages (counting each figure as one page). Each paper must include a 100-200 word abstract at the head of the manuscript. Papers should be accompanied by brief biographies and clear, glossy photographs of the authors.

Contributions for the PRODUCTS-SERVICES and BUSINESS-RESEARCH-EDUCATION sections should be limited to 16 double-spaced typewritten pages.

Original illustrations should be submitted along the manuscript. All line drawings should be prepared on a white background in black ink. Lettering on drawings should be large enough to be readily legible when the drawing is reduced to one- or two-column width. On figures capital lettering should be used. Photographs should be used sparingly. All photographs must be glossy prints. Figure captions should be typed on a separate sheet.
6th CONFERENCE AND EXHIBITION
ON TELEVISION TECHNIQUES
18–20 May 1994, Budapest, Hungary

Organized by the Scientific Society for Telecommunications.

Topics
- TV studio techniques and systems
- Transmission of video and sound signals
- TV transmitting techniques
- Cable television
- TV reception techniques (TV reception from satellites, antenna systems, TV receivers)
- Measuring instruments and measurement techniques

Announcement of papers is welcome on topics mentioned above with two copies of a one-page A4 format summary before 30th October, 1993 to the address of the Organizing Committee: Scientific Society for Telecommunication, H-1055 Budapest, Kossuth Lajos tér 6-8. HUNGARY, telephone: 36-1-153-1027, fax: 36-1-153-0451 where detailed informations and registration form is also available.

FIRST CALL FOR PAPERS
INTERNATIONAL WORKSHOP ON IMAGE PROCESSING
THEORY, METHODOLOGY, SYSTEMS AND APPLICATIONS
20-22 June 1994, Budapest, Hungary

Chairman: F. Vajda
International Steering Committee:
A. R. Figueiras-V.
V. Cappellini
J. Biemond
P. Delonge
N. Scarabottolo
D. Crookes
P. Quinton
G. Vernazza
Y. Bilinski
M. Domanski
J. Tasic
J. Turan
De Gloria
S. C. Winter
A. De Gloria
S. C. Winter
D. Csetverikov

Local Program Committees:
K. Fazekas
P. Arató
I. Erényi
G. Péczeli
L. Bőröszy
Z. Fazekas
M. Hajnal
T. Dobrowieczky
B. Lantos
B. Fechér

The workshop is open to all aspects of image processing including:
- Image coding, compression, restoration, archivation
- Classification and understanding
- Segmentation and feature extraction
- Filtering, colour, texture and motion analysis
- New approaches of fast algorithms
- New fast algorithm oriented processing systems, processor arrays
- Parallel processing methods and fixed point arithmetic DSPs
- Parallel processing systems and computer vision
- Systems and applications (biomedical, nuclear, communications, robotics, remote sensing, industrial-quality control etc.)

Objectives:
- Invited tutorials providing the state of the art in selected areas
- Presentations containing new, original and unpublished material of research works
- Poster session dedicated to new approaches and applications of fast processing algorithms
- Round table to discuss and present open problems
- Small exhibition

Authors schedule:
Submission of extended abstracts: 15 December, 1993
Notification of acceptance: 30 January, 1994
Camera-ready copy: 15 April, 1994

Mailing address:
Prof. Kálmán FAZEKAS
Technical University of Budapest
Dept. of Microwave Telecom.
Goldmann tér 3.
Budapest, Hungary, H-1111
Phone and fax: 361-1812-868
THE ADAM SMITH INSTITUTE

announces

THE 1993 INTERNATIONAL CONFERENCE AND EXHIBITION
INFORMATION TECHNOLOGY BUSINESS OPPORTUNITIES
IN EASTERN EUROPE THE FORMER SOVIET UNION

13-14 October 1993, Royal Lancaster Hotel, London

The conference will analyse the investment and trading possibilities offered the IT industry in the Eastern European countries and the Former Soviet Union

30 TOP SPEAKERS FROM WEST AND EAST INCLUDE

Government Representatives from
Russia, Czech Republic, Hungary, Poland

Presidents and General Managers of
Leading IT Companies from West and East

Senior Representatives of
International Assistance Institutions
Professional Advisors and Consultancies

SUBJECTS INCLUDE

• The emerging Eastern European and FSU IT markets within the international context

• Establishing and developing an efficient distribution and manufacturing network for IT products

• Financial, structural and legal issues essential in the creation of a commercial basis for the IT industry

• Government assistance: tariff protection, tax incentives, import/export regulations

• Characteristics and segmentation of the market for IT products in Eastern Europe

• Experience of local and international software and hardware distributors, manufacturers and users

FOR FURTHER DETAILS AND FULL PROGRAMME PLEASE
Cristina Watts on 44 71-490 3774 or FAX 44 71-490 8932
INTERNATIONAL SEMINAR ON
TELECOMMUNICATIONS SYSTEMS MEASUREMENTS
BUDAPEST, HUNGARY, NOVEMBER 9-10, 1993

Organized by the
SCIENTIFIC SOCIETY FOR TELECOMMUNICATIONS
and the
JOURNAL ON COMMUNICATIONS

The Seminar will give a comprehensive review of measurement problems encountered during installation and operation of modern telecommunications systems and of the measurement methods developed for controlling systems parameters to meet transmission requirements. The speakers will represent Hungarian companies and institutions and outstanding Western system measurement centers having significant relations in Hungary.

Seminar topics include measurement of:
- Digital transmission systems
- Synchron digital hierarchies
- Telecommunication protocols
- Digital exchanges
- Digital networks
- Microwave systems
- Optical transducers

A round table discussion will be organized on new measurement methods in developing telecommunications systems.

Measuring instruments will be presented at an exhibition organized concurrently with the seminar.

Language of the seminar will be English with simultaneous translation.

Seminar lectures will be published in the October 1993 issue of the Journal on Communications, seminar participants will receive copies of the journal at the registration desk.

Further information
Scientific Society for Telecommunications
Kossuth Lajos tér 6-8.
1055 Budapest, Hungary
Ms Katalin Mitók, organizing secretary
Phone: 36 1 153 1027
Fax: 36 1 153 0451